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Due to the excellent scalability, low cost, and high performance, 
complementary metal-oxide-semiconductor (CMOS) transistors have been widely 
used in electronics for the past four decades.  However, continuous scaling of CMOS 
devices causes serious power consumption issues as the leakage current and the 
operation frequency of an integrated circuit (IC) increase.  To reduce the power 
consumption, supply voltage VDD needs to be lowered.  Tunneling field-effect 
transistors (TFETs) and high-mobility Ge1-xSnx channel metal-oxide-semiconductor 
field-effect transistors (MOSFETs) are promising candidates to enable the reduction 
of VDD and power consumption.  In this thesis, TFETs with novel structures and high-
mobility Ge1-xSnx MOSFETs are explored. 
In this thesis, we studied the TFET device physics by analyzing the 
temperature and strain dependence of the tunneling current, which has not been 
reported before.  In general, bandgap EG narrowing of silicon (Si) due to uniaxial 
tensile stress leads to drain current IDS enhancement, while uniaxial compressive 
stress reduced IDS.  The positive temperature coefficient of IDS at low drain bias VDS is 
due to temperature-induced EG reduction, and the negative temperature coefficient at 
higher VDS is due to increased channel resistance which reduces the effective 
electrical field at the tunneling junction for a given VDS.  These results provide 
guidance for the design of strained TFETs and are also useful for understanding the 
band-to-band tunneling (BTBT) mechanism in TFETs. 
 viii 
Exploiting heterostructure with staggered (or type II) band alignment at the 
tunneling junction is a promising approach to realize TFET with high on-state current 
ION and small subthreshold swing S.  TFETs with two novel heterostructures 
(Si0.5Ge0.5/Si0.989C0.011/Si and Ge/In0.53Ga0.47As) were demonstrated.  In the TFET 
with Si0.5Ge0.5/Si0.989C0.011/Si heterostructure, the strained Si0.989C0.011 layer reduces 
the tunneling barrier width and contributes to a steep p+ doping profile of 3 
nm/decade, leading to a ~20% enhancement in ION and ~26% reduction in S as 
compared to TFET without the Si0.989C0.011 layer.  For TFET with Ge/In0.53Ga0.47As 
heterostructure, high source doping concentration (3 × 1020 cm-3) with abrupt doping 
profile and direct BTBT were achieved, which are beneficial for ION and S of TFETs.  
Various process integration challenges for realizing such a TFET were identified and 
addressed. 
High-mobility Ge1-xSnx MOSFET is another promising candidate for VDD 
reduction in future technology nodes.  To take full advantage of Ge1-xSnx as a channel 
material, a high-quality and thermodynamically stable gate stack has to be realized.  
Surface passivation technique using low-temperature Si2H6 treatment was 
investigated.  By increasing the thickness of Si passivation layer from 4 to 7 
monolayers, effective hole mobility µeff at an inversion carrier density of 1 × 10
13 cm-2 
was improved by ~19%.  Ge0.97Sn0.03 pMOSFETs with post metal annealing (PMA) 
show improved intrinsic transconductance Gm,int, S, and µeff as compared to the 
control devices without PMA.  In addition, Ge1-xSnx n-channel MOSFETs with low-
temperature Si passivation were demonstrated.  This was the first demonstration of Si 
passivation for Ge1-xSnx n-channel MOSFETs.  
 ix 
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Continuous scaling of the complementary metal-oxide-semiconductor (CMOS) 
devices has allowed the number of transistors in an integrated circuit (IC) to 
approximately double every two years [1].  While the scaling enables higher 
packaging density per unit chip area and increased circuit speed, it also causes high 
power consumption in an IC chip, which has become a serious issue as the 
technology advances [2]-[3]. The power consumption of an IC has two components, 
active power PActive and passive power PPassive, which are given by  
fVP DDActive 
2 ,                                                       (1.1) 
DDOFFPassive VIP  ,                                                  (1.2) 
where VDD is the supply voltage, f is the frequency of the circuit, and IOFF is the off-
state current of a transistor.  Because both PActive and PPassive strongly depend on VDD, 
scaling-down of VDD is the most effective approach to reduce the power consumption.  
However, it should be noted that the reduction of VDD alone will cause a decrease in 
on-state current ION.  As a result, the switching speed of the circuit will be lowered as 







 .                                                        (1.3) 
Therefore, VDD reduction without compromising ION is compulsory for future low 
power logic applications.  For this purpose, two promising technical approaches are 
explored in this thesis.  The first one is to use novel transistors with steep switching 
characteristics.  Another approach is to use devices with high-mobility channel 
materials.  In the following sections, the technological relevance of these two 
approaches will be discussed in detail. 
 
1.2 Transistor with Steep Switching Characteristics 
In a conventional metal-oxide-semiconductor field-effect transistor 
(MOSFET), the threshold voltage VTH has to be reduced in order to scale down VDD 
without compromising ION.  However, reducing VTH without scaling the subthreshold 
swing S will lead to a high IOFF as illustrated in Fig. 1.1.  This high IOFF will increase 
the passive power consumption according to Equation (1.2).  In order to address this 
problem, S of a MOSFET should be lowered at a given ION.  For a conventional n-
channel MOSFET (nMOSFET) [Fig. 1.2(a)], the minimum S is determined by the 
energy distribution of electrons in the source which follows Fermi-Dirac distribution 

















 ,                        (1.4) 
where k is the Boltzmann constant, T is the temperature, q is the electronic charge, CD 
is the depletion capacitance, COX is the gate oxide capacitance, and Cit is the 
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capacitance associated with interface traps.  According to this Equation, the minimum 






























Fig. 1.1. The black curve shows the drain current - gate voltage (IDS - VGS) characteristics of 
an unscaled MOSFET.  As VDD scales down, VTH needs to be reduced in order to maintain the 
on-state current ION at the same gate overdrive ( DDV  – THV = 
'
DDV  – 
'
THV ).  However, scaling-
down of VDD and VTH without reducing S will cause a high IOFF as illustrated by the blue curve.  
















Fig. 1.2. (a) Schematic of a conventional n-channel MOSFET.  (b) The energy band 
diagram along the source-to-drain direction when the MOSFET is at on-state.  Fermi-Dirac 
distribution of the electron concentration in the energy scale n(E) in the source region is 
illustrated.  The electrons in the high energy tail can surmount the energy barrier between 
source and channel, causing the S of a MOSFET to be higher than 60 mV/decade at room 




To achieve S smaller than 60 mV/decade, novel transistors with steep 
switching characteristics have been proposed and explored recently, such as impact-
ionization metal-oxide-semiconductor (I-MOS) device [4]-[7], feedback field-effect 
transistor (FB-FET) [8]-[9], mechanical gate field-effect transistor [10]-[12], and 
tunneling field-effect transistor (TFET) [13]-[67].  However, some disadvantages are 
identified for the first three candidates, which hinder their application in circuits.  For 
I-MOS, rapid device degradation remains a concern due to the carrier trapping and 
creation of interface states over time.  In FB-FET, the static power consumption is 
high as the p+-i-n+ diode works in the forward bias regime [8]-[9].  For mechanical 
gate field-effect transistor, the high operating voltage and intrinsic delay limit its 
potential applications.  In contrast to these three device designs, TFET exploits the 
gate-controlled band-to-band tunneling (BTBT) mechanism to achieve an S less than 
60 mV/decade at room temperature.  It is projected that VDD of TFET can be well 
below 0.5 V based on theoretical calculations [51],[48]-[49],[67].  Besides the low 
VDD, TFET can offer extremely low off-state current.  These two merits make TFET 
the most promising candidate for future ultra-low power applications.  In this thesis 
work, TFET is explored as one approach (device with steep switching characteristics) 







1.2.1 Development of Tunneling Field-Effect Transistor 
The phenomenon of BTBT was discovered by Leo Esaki in 1957 [68].  
Following the discovery, there has been considerable work done since the 1970s to 
investigate tunneling transistors.  The first lateral surface tunnel transistors (STTs) 
were proposed by Baba and Uemura based on III-V compound semiconductors in 
1992 [69]-[70].  Similar STTs based on silicon (Si) were then demonstrated by 
Reddick [71] in 1995 and by Koga [72] in 1999.  However, both ION and S of the 
fabricated devices were very poor.  In 2004, Bhuwalka [13] reported a vertical Si 
TFET employing a heavily doped p+ delta layer at the tunneling junction, and 
demonstrated enhanced ION and steeper S.  After that, many studies on Si- or 
germanium (Ge)-based TFETs have been reported [14],[16]-[17],[20],[22]-
[24],[27],[29], [32]-[39] and devices with sub-60 mV/decade S were demonstrated 
[16],[33],[36]-[37],[39].  At the same time, a number of simulation works on the 
device design and physical understanding of TFET were performed [15],[18]-
[19],[21],[25]-[26],[28], [30]-[31].  Recently, TFETs based on small bandgap III-V 
materials have attracted attention [47],[50],[52]-[55],[57]-[65].  The transfer 
characteristics of the key published experimental n-channel and p-channel TFETs are 
summarized in Fig. 1.3. 
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Fig. 1.3. The transfer characteristics of the key published experimental (a) n-channel 




1.2.2 Working Principle of TFET and Band-to-Band Tunneling 
TFET is essentially a gated p-i-n diode, which works on the principle of gate-
controlled band-to-band tunneling.  Fig. 1.4(a) shows the schematic of an n-channel 
TFET (nTFET).  In an nTFET, the source and drain are doped asymmetrically with p-
type and n-type dopants, respectively.  The gate controls the length of the tunneling 















 = 0.8 V
L
G
 = 1 m
V
GS














































Fig. 1.4. (a) Schematic shows the structure of an n-channel TFET.  (b) Simulated energy 
band diagrams at on-state (VGS = 1.2 V) and off-state (VGS = 0 V) along the source-to-drain 
direction as indicated by the dashed line A-A’ in (a).  For this simulation, the device 
parameters used were: acceptor concentration in the source NA = 1 × 1020 cm-3, donor 
concentration in drain ND = 1 × 1020 cm-3, body doping NA = 1 × 1016 cm-3, equivalent oxide 
thickness (EOT) = 0.8 nm, and LG = 1 µm. 
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path LT and hence the tunneling current.  Fig. 1.4(b) shows the simulated energy band 
diagrams of a TFET at both off- and on-states along the line of A - A’ in Fig. 1.4(a).  
In the absence of gate bias, LT is large and IOFF is determined by the reverse biased p-
i-n leakage current.  When a positive gate potential is applied, the energy bands in the 
channel region are lowered and LT is reduced.  Thus valence electrons in the source 
region will tunnel into the conduction band in the channel, forming the tunneling 
current [Fig. 1.4(b)]. 
BTBT is a quantum-mechanical phenomenon, where the valence electrons can 
tunnel through the forbidden energy gap to the conduction band and leave holes in the 













,                                   (1.5) 











 , where 
ħ is the reduced Planck’s constant, and mr is the reduced tunneling mass.  mr is related 
to the electron effective mass me






The tunneling current IBTBT depends on the GBTBT and the relationship 






BTBTvcCVBTBT   )()()]()([ ,                  (1.6) 
where E is the electron energy, )(EFC and )(EFV  are the Fermi-Dirac distribution 
functions for electrons and holes, respectively; )(Egc  and )(Egv  are the density of 
states in the conduction band and the valence band, respectively.  Therefore, a high 
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electric field at the tunneling junction and materials with small bandgap are required 
to achieve high GBTBT and IBTBT. 
 
1.2.3 Design Considerations of TFET 
Although TFETs have been experimentally realized by many groups, the ION 
of TFETs still cannot meet the drive current requirement in the International 
Technology Roadmap for Semiconductors (ITRS) for low power logic applications 
[75].  Research efforts to further improve the ION of TFETs and, at the same time, 
realize sub-60 mV/decade S are required.  The key design considerations of TFET are 
summarized in Fig. 1.5.  In the following sub-sections, each of the key design 







• Abrupt p+ doping 
profile





• Staggered band alignment
• Direct band-to-band tunneling Drain Engineering
• Optimal doping concentration 
to suppress ambipolar behavior
• High quality junction to reduce 
leakage current
 
Fig. 1.5. Schematic illustrates the key challenges and design considerations for TFET. 
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1.2.3.1 Material Engineering 
According to Kane’s model in Equation (1.5), GBTBT has an exponential 
dependence on the EG of the material at the tunneling junction.  To achieve high 
GBTBT and ION, a material with small EG is preferred, such as Ge (EG = 0.66 eV) and 
III-V materials (for example, InAs with EG of 0.35 eV).  However, EG of the channel 
material should not be too small; otherwise, the TFET may suffer from a high off-
state leakage current. 
Considering the requirements discussed above, employing a heterostructure 
with staggered (or type II) band alignment at the tunneling junction is a promising 
approach to realize TFET with high ION and small S.  Compared with a homostructure, 
a heterostructure with staggered band alignment can reduce the LT, leading to a higher 
tunneling current as illustrated in Fig. 1.6.  In addition, a low IOFF can be achieved by 
using a channel material with a large EG.  In this thesis, TFETs with 
Si0.5Ge0.5/Si0.989C0.011/Si and Ge/In0.53Ga0.47As heterostructures are fabricated and 
their electrical characteristics are investigated in detail. 
Besides the staggered band alignment, direct BTBT is also desired to achieve 
a high ION.  It was reported that the tunneling probability of direct BTBT is higher 
than that of indirect BTBT [76].  This is because indirect BTBT requires the 
assistance of phonons for the conservation of momentum.  For the TFET with 
Ge/In0.53Ga0.47As heterostructure, direct BTBT is achieved as the In0.53Ga0.47As in the 
channel is a direct bandgap material.  Therefore, valence band electrons in the Ge 
source can tunnel directly into the conduction band in In0.53Ga0.47As channel without 
the assistance of phonons. 
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Fig. 1.6. Schematic of energy band diagrams along source-to-drain direction at the 
tunneling junction regions in two TFETs.  The first TFET has a homojunction where the 
tunneling path length is LT,1.  The second TFET has a heterojunction with staggered band 




1.2.3.2 Source Engineering 
In addition to the requirement of small EG, a high electric field at the tunneling 
junction is also required to achieve a high ION.  Processing techniques, such as dopant 
steepening implant [32] and dopant segregation [33], have been demonstrated to 
realize an abrupt source doping profile and a high electric field at the tunneling 
junction.  In addition, the p+ doping concentration in the source should be sufficiently 
high to achieve a small S and a high ION [19].  In the design of TFETs with 
Si0.5Ge0.5/Si0.989C0.011/Si and Ge/In0.53Ga0.47As heterostructures, the requirements of 
abrupt doping profile and high source doping concentration are taken into 
consideration. 
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Strain engineering of the source/channel interface can also be employed to 
boost the ION of TFETs, as strain causes the splitting of the energy bands and reduces 
LT [29],[77].  In this thesis, the strain dependence of the tunneling current is 
investigated, which provides important guidance on how TFETs should be strain-
engineered. 
1.2.3.3 Drain Engineering 
The doping concentration in the drain region needs to be carefully designed.  
A high doping concentration is required to achieve a low series resistance in the drain 
region.  However, high doping concentration can cause ambipolar phenomenon due 
to the drain-side tunneling, leading to a high IOFF [19],[24],[78].  Therefore, drain 
doping concentration should be optimized to suppress the ambipolar behavior and yet 
achieve acceptable series resistance.  In addition, the defect density at the drain-body 
junction should be minimized to suppress IOFF. 
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1.3 Transistor with High-Mobility Channel Material 
As discussed in Section 1.1, the other technical approach to achieve VDD 
reduction without compromising ION is to adopt MOSFETs with high-mobility 
channel materials.  As transistors are scaled into deep sub-100 nm regime, quasi-
ballistic transport dominates the drive current of the devices.  In quasi-ballistic regime, 
the saturation drain current IDsat of a MOSFET is limited by the thermal injection 


















,                           (1.7) 
where W is the gate width of a transistor, vT is the thermal injection velocity, and rc is 
the backscattering coefficient.  It has been found that a higher low field effective 
mobility µeff contributes to a larger vT [80].  Therefore, it is desired to incorporate 
materials with high µeff to achieve a high IDsat as transistors scale down.  For example, 
Ge and III-V compound semiconductors are good candidates for this approach.   
The bulk carrier mobilities of some common semiconductors are listed in 
Table 1.1.  Among all the semiconductors, Ge offers the highest hole mobility (1900 
cm2/V·s) and decent electron mobility (3900 cm2/V·s).  Recently, germanium-tin 
(Ge1-xSnx) has attracted great interests as it has even higher carrier mobility than Ge 
due to the incorporation of substitutional tin (Sn) [81].  Ge- or Ge1-xSnx-based group 
IV materials have better compatibilities with the current Si CMOS processing 
technologies, as compared to III-V compound semiconductors.  This enables easier 
integration of Ge or Ge1-xSnx into current Si platform and helps to reduce the cost of  
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Table 1.1. Electron and hole mobilities of some common semiconductors at room 
temperature. 
   
Material Properties Si Ge GaAs InAs InSb 
Electron Mobility 
(cm2/V∙s) 
1600 3900 9200 40000 77000 
Hole Mobility 
(cm2/V∙s) 
430 1900 400 500 850 
 
introducing new materials.  Therefore, Ge1-xSnx MOSFETs are developed as another 
technical option (device with high-mobility channel material) to reduce the high 
power consumption of an IC chip. 
For Ge1-xSnx MOSFETs, one of the most critical issues is the poor quality of 
the native oxides of Ge1-xSnx as compared with silicon dioxide (SiO2) in Si MOSFETs.  
The high interface trap density Dit in the gate stack causes Fermi-level pinning, 
increases S, degrades the carrier mobility, and creates reliability issues.  To fully 
exploit the benefits of Ge1-xSnx alloy, a high-quality and thermodynamically stable 
gate stack has to be realized.   
Surface passivation techniques have been developed to improve the gate 
dielectric and Ge1-xSnx interface quality.  Ge1-xSnx p-channel MOSFETs (pMOSFETs) 
with low-temperature Si surface passivation have been demonstrated [82]-[84].  For 
Si passivated Ge0.947Sn0.053 pMOSFETs, a hole mobility of 220 cm
2/V∙s at an 
effective vertical electric field ξeff of 1 MV/cm has been achieved, which is ~55% 
higher than that of Ge pMOSFETs [82].  Ge0.958Sn0.042 pMOSFETs with aqueous 
ammonia sulfide [(NH4)2S] passivation were also reported with a high peak hole 
mobility of 509 cm2/V∙s [85].  However, the hole mobility of GeSn pMOSFET with 
(NH4)2S passivation at high electric field is much lower than that with Si passivation.  
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Therefore, Si passivation is a promising surface treatment technique for Ge1-xSnx 
pMOSFETs.  In this thesis, further optimization of the electrical performance of Si 
passivated Ge1-xSnx pMOSFETs is explored by varying the Si passivation layer 
thickness and post metal annealing condition. 
Although Ge1-xSnx pMOSFETs with high drive current have been realized, the 
performance of Ge1-xSnx nMOSFETs is still poor and surface passivation techniques 
are still not well developed.  There are only few studies on Ge1-xSnx nMOSFETs to 
date.  The Ge0.976Sn0.024 nMOSFET demonstrated by Han et al. [86] employed 
GeSnO2 surface passivation formed by a rapid thermal oxidation (RTO) process at 
400 ̊C.  However, Sn condensation may occur in this process, which can affect the 
inversion carrier mobility and the S of the transistor.  GeSn nMOSFETs with Ge 
capping layer and ozone oxidation were also demonstrated [87]-[88].  Although Dit is 
reduced significantly with the addition of the Ge capping layer, the drive currents of 
the reported Ge1-xSnx nMOSFETs are still much lower than that of Ge1-xSnx 
pMOSFETs.  Therefore, further improvement in the drive current of Ge1-xSnx 
nMOSFETs is needed.  This requires the development of advanced surface 
passivation techniques to achieve high-quality gate stack. 
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1.4 Objectives of Research 
The main objective of this thesis is to explore various technology options to 
enable the reduction of VDD in an IC chip for future technology nodes.  This is 
achieved by employing transistors with novel structure (TFET) and high-mobility 
MOSFETs (Ge1-xSnx MOSFETs).  In TFET, the device physics such as the 
temperature and strain dependence of the tunneling current is studied.  TFETs with 
Si0.5Ge0.5/Si0.989C0.011/Si and Ge/In0.53Ga0.47As heterostructures are fabricated and 
characterized, which are promising structures to achieve high ION and steep S.  In Ge1-
xSnx MOSFETs, gate stack optimization for Si passivated Ge1-xSnx pMOSFETs is 
investigated by varying the Si passivation layer thickness and post metal annealing 
condition.  Ge1-xSnx nMOSFETs with Si passivation are also demonstrated.  The 
results of this thesis are part of the research efforts in VDD reduction to sustain the 
continuous development of the semiconductor industry. 
 
1.5 Outline of Thesis 
The main technical contents discussed in this thesis are documented in four 
Chapters. 
Chapter 2 reports the effects of strain and temperature on the tunneling current 
and discusses the underlying device physics.  Based on the unique temperature 
dependence of the tunneling current, a current biasing circuit employing TFET is 
proposed, which can achieve a low temperature sensitivity. 
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Chapter 3 explores the source/channel interface engineering for TFETs with 
Si0.5Ge0.5-source and Si-channel by inserting an undoped Si0.989C0.011 layer underneath 
the Si0.5Ge0.5-source.  Finite element simulation is employed to examine the strain 
distribution in the Si0.989C0.011 layer and the effects of this layer on the ION and S of 
TFETs are investigated.  The presence of the strain in the Si0.989C0.011 layer increases 
the conduction band offset between Si0.5Ge0.5 and Si0.989C0.011 layer, which effectively 
reduces the tunneling barrier.  In addition, the Si0.989C0.011 layer suppresses boron 
diffusion, which helps to realize a steeper boron profile.  Electrical results of the 
fabricated transistors are discussed in detail to affirm the effectiveness of the inserted 
Si0.989C0.011 layer. 
Chapter 4 investigates TFETs with novel Ge/In0.53Ga0.47As heterojunction as 
the tunneling junction.  Device concept is explained and the advantages of TFETs 
with Ge/In0.53Ga0.47As heterojunction are demonstrated using simulation.  Process 
integration and fabrication of such TFETs are described.  The band alignment 
between Ge and In0.53Ga0.47As is measured to identify the band offset between these 
two materials.  The electrical performance of the devices is discussed and the device 
physics is analyzed by performing multi-temperature measurements. 
Chapter 5 summarizes the results of Ge1-xSnx MOSFETs with low-temperature 
Si passivation.  The effects of Si passivation layer thickness and post metal annealing 
temperature on the ION, S, and µeff of Ge0.97Sn0.03 pMOSFETs are discussed.  
Ge0.976Sn0.024 nMOSFETs with low-temperature Si passivation are demonstrated for 
the first time.  The device performance is benchmarked with those passivated using 
 18 
GeSnO2.  The main issues of the Ge1-xSnx nMOSFETs and possible methods to 
further improve the ION of the devices are discussed. 




Study of Strain and Temperature Dependence 




As discussed in Chapter 1, the device physics of tunneling field-effect 
transistor (TFET) is different from that of metal-oxide-semiconductor field-effect 
transistor (MOSFET).  Efforts have been devoted to device structure and material 
optimization to boost the on-state current ION of TFET [14]-
[16],[19],[21],[44],[71],[89]-[92], but there is still a lack of investigation into TFET 
device physics.  There are only a few reports of the dependence of TFET 
characteristics on stress or strain [30],[77],[93]-[94].  There is also lack of systematic 
study on the temperature dependence of the electrical characteristics of TFET [50]. 
In this Chapter, we report the first study of the dependence of the electrical 
characteristics of TFET on strain under various bias conditions, as well as an 
examination of the underlying physics of the TFET device by observing the 
dependence of its current on temperature [29].  Knowing the dependence of TFET 
performance on applied stress would provide important guidance on how it can be 
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strain-engineered and also lead to improved understanding of the band-to-band 
tunneling mechanism.  In addition, a temperature independent current biasing circuit, 
which exploits the unique temperature dependence of TFET, was explored.  The 
proposed circuit can achieve a low temperature sensitivity within ± 120 ppm/K. 
 
2.2 Strain Dependence of Tunneling Current 
Double-gate n-channel TFETs as shown in Fig. 2.1 were used for this study.  
The TFETs were fabricated by a former Ph.D student (Dr. Eng-Huat Toh) in Prof. 
Yeo’s group.  For the work in Sections 2.2 and 2.3, the contribution of the author of 
this thesis is in the characterization and physical study, and not in the device 
fabrication.   
The TFETs were fabricated on 8-inch (001)-oriented silicon (Si)-on-insulator 
(SOI) substrates, and have gate lengths LG ranging from 1 to 5 μm.  After a reactive 
ion etch step to define the Si fins, a portion of the silicon dioxide (SiO2) beneath the 
fin was etched to facilitate the formation of top-and-bottom gates.  After pre-gate 
cleaning, thermal oxidation at 850 °C was used to form 3 nm SiO2 gate dielectric.  A 
100 nm poly-Si film was then deposited by low-pressure chemical vapor deposition 
system and patterned to form the gate electrode.  Photolithography was performed to 
open the source region.  BF2
+ implantation with a dose of 1 × 1015 cm-2 and an energy 
of 7 keV was done to form the source.  Drain was formed by masked As+ 





















Fig. 2.1. (a) Schematic of a double-gate TFET.  (b) TEM image of a TFET device with LG 
of 1 µm measured in this experiment.  The source-to-drain orientation of the TFET is along 
[110] direction.  Thickness of thermal SiO2 gate dielectric TOX is 3 nm.  100 nm poly-Si gate 
electrode was formed by low-pressure chemical vapor deposition.  (c) TEM image of the gate 
stack indicated by the dashed box in (b).  The thickness of the body Si is 25 nm as measured 
from the TEM image.  The top and bottom gates are connected together. 
 
 
was carried out using rapid thermal annealing (RTA) system at 950 °C for 30 s.  After 
that, 20 nm thick silicon nitride layer was deposited to form the gate spacers.  Nickel 
silicide was formed by depositing 10 nm nickel and annealing at 450 °C for 30 s.  
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Finally, aluminum contacts were formed.  Fig. 2.1(a) shows the schematic of a 
double-gate TFET measured in this experiment.  Transmission electron microscope 
(TEM) analysis was performed along A-A’ direction and the cross-sectional view of 
the TFET is shown in Fig. 2.1(b).  The channel orientation of the TFET is along [110] 
direction.  Fig. 2.1(c) shows the zoomed-in view of the gate stack indicated by the 
dashed box in Fig. 2.1(b), from which the top and bottom gates can be clearly 









Outer Rod Outer Rod
 
Fig. 2.2. (a) Image of the four-point wafer bending apparatus.  (b) Schematic of the wafer 
bending apparatus along A-A’ direction as indicated in (a).  Tensile stress is applied to the 
wafer strip as illustrated.  With the same setup, compressive stress can also be applied by 
bending the wafer strip in opposite direction.  The dimension of the wafer strip that this setup 
can accommodate is 5 ~ 8 cm in length and less than 2 cm in width. 
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To evaluate the impact of strain on TFET IDS - VGS characteristics, mechanical 
stress along the channel direction [110] was applied through a four-point wafer 
bending apparatus as illustrated in Fig. 2.2.  The stress σ in the horizontal direction 
















 ,                                               (2.1) 
where Y is the Young’s modulus, L is the distance between the two outer rods, a is the 
distance between the inner and outer rods, t is the total thickness of the sample and y 
is the vertical displacement of the wafer strip, which was measured during the 
experiment.  The stress applied ranged from - 500 MPa (compressive) to 500 MPa 
(tensile). 
Strain dependence of the tunneling current is shown in Fig. 2.3.  Fig. 2.3(a) 
shows the IDS - VGS characteristics of a TFET with LG of 1 µm under different strain 
conditions at a drain voltage VDS = 1 V.  Fig. 2.3(b) is a zoomed-in view of the IDS - 
VGS curves indicated by the dashed box in Fig. 2.3(a).  The ΔIDS / IDS in Fig. 2.4 
represents the fractional change in IDS due to stress.  When tensile stress is applied, 
ΔIDS / IDS decreases in the low stress regime followed by a large increase at larger 
stress.  A 4% IDS enhancement is observed at a tensile stress of 500 MPa.  However, a 
decrease in IDS is observed when compressive stress is applied. 
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Fig. 2.3. (a) Linear and log-linear plot shows the IDS - VGS characteristics of a TFET at 
different strain conditions for VDS = 1 V.  (b) Zoomed-in view of the IDS - VGS curves 
indicated by the dashed box in (a).  The legend for each curve is shown in (b).  Negative and 
positive signs are used for compressive and tensile stress, respectively.  (a) and (b) have the 
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Fig. 2.4. Variation of IDS under uniaxial compressive or tensile stress.  Each symbol 
represents a single device under different stress conditions and 8 devices are shown in this 
figure.  Devices with LG from 1 µm to 5 µm were characterized at room temperature.  For 
each LG, the same device was used for all stress values. 
 
To explain the stress effect, we need to consider energy band splitting and 
carrier redistribution.  Tensile stress or strain lifts the six-fold degeneracy at the 
conduction band minima in Si by lowering the two-fold perpendicular valleys (Δ2) 
with respect to the four-fold in-plane valleys (Δ4).  At the same time, the strain also 
splits the degenerate valence band into heavy-hole (HH), light-hole (LH) and spin-
orbit-split-hole (SO) bands with the LH band being shifted up [95].  Therefore, the 
bandgap EG of Si is effectively reduced.  Fig 2.5 plots the indirect EG of Si as a 
function of strain.  The reduction in EG at stress of 500 MPa along [110] direction can 
be estimated to be around 40 meV [96]-[98], which contributes to the enhancement of 
IDS.  As the TFET devices being characterized have long channels, the effect of strain 
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on the channel region should also be considered.  In the channel region, splitting in 
the conduction band causes the carriers to preferentially occupy Δ2 valley which has a 
light mass for carrier transport on the (100) surface [99], resulting in enhanced 
electron mobility and hence a larger IDS.  The ION for a TFET is directly related to 












,                                   (2.2) 













, where e is 
the electronic charge, ħ is the reduced Planck’s constant, and mr is the reduced 
tunneling mass.  A relationship governing mr and the electron effective mass me
* and 
hole effective mass mh




 .  Stress affects GBTBT mainly 
through its impact on B and EG, since A is a pre-factor while both B and EG are in the 
exponent in Equation (2.2).  Reduction in me
* and mh
* causes B to decrease, which 
also contributes to IDS enhancement.  However, there is an initial decrease in IDS at 
tensile stress below 300 MPa.  This may be caused by a reduction in carrier density-
of-states (DOS) [100], which can reduce the number of available carriers for 
tunneling from the source side.  This mechanism could possibly cause a IDS reduction 
at low tensile stress. 
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Fig. 2.5. Theoretical results indicate that uniaxial tensile strain reduces the EG of Si.  The 
inset is a schematic illustration of strain induced conduction band splitting and carrier 
repopulation among six valleys in Si conduction band under uniaxial tensile strain (εtension) 
along [110] direction.  The strain makes the carriers preferentially populate in valley 5 and 6, 
where the effective mass is lower. 
 
Similarly, EG is also reduced with uniaxial compressive strain as discussed in 
[101]-[102].  However, DOS is reduced in the presence of compressive strain along 
the [110] direction.  More importantly, the Δ4 valleys with a higher effective mass 
move down in energy, leading to reduced electron mobility. Consequently, for a 
given IDS, the voltage drop across the channel increases.  This causes the electric field 




2.3 Temperature Dependence of Tunneling Current 
The working principle of TFET is different from that of MOSFET, thus it is a 
very interesting study to investigate the effect of temperature on the electrical 
characteristics of TFET.  This study is very important for understanding the physics 
of TFET.  The devices employed for this study are from the same batch as those for 
the study of strain effect.  Electrical characterization was performed at temperatures 
ranging from 183 to 423 K in steps of 30 K. 
Fig. 2.6 shows the IDS - VGS characteristics of a TFET under various 
temperatures at VDS of 1 V, 1.3 V, and 1.5 V.  At VDS of 1 V, IDS increases 
monotonically with increasing temperature.  However, when VDS is 1.5 V, IDS 
decreases with increasing temperature.  Fig. 2.7 plots the change in IDS as a function 
of temperature at various VGS and VDS.   It clearly indicates that on-state tunneling 
current exhibits a positive temperature dependence at low drain bias condition (VDS = 
1 V), while the opposite behavior was observed when VDS = 1.5 V.  When the device 
temperature is increased, enhancement of IDS at VDS = 1 V results from bandgap 
narrowing of Si, while the reduction in IDS at VDS = 1.5 V is attributed to a decrease in 
electric field at the tunneling junction. 
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Fig. 2.6. (a) IDS - VGS curves at VDS of 1 V, 1.3 V and 1.5 V measured at temperatures from 
183 to 423 K in steps of 30 K.  The arrows indicate the direction of the change of IDS with 
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Fig. 2.7. Change in IDS as a function of temperature for VGS of 0 V, 2 V and 3 V.  For each 
bias condition, IDS at 183 K was taken as reference for comparison.  It is observed that IDS 
changes in different directions with different VDS when the temperature is increased. 
 
The temperature dependence of IDS at VDS = 1 V is discussed first.  When the 
TFET is turned on, e.g. at VGS of 2 or 3 V, IDS increases with increasing temperature 
at VDS of 1 V.  This is attributed to EG reduction of Si as temperature changes.  The 
dependence of EG on temperature T is given by [74] 
2








,                                        (2.3) 
where α and β are material-dependent constants and EG(0) is the limiting value of the 
bandgap at zero Kelvin.  For Si, α and β are 4.73 × 10-4 eV/K and 636 K, respectively.  
As T is increased, EG is reduced.  When T is increased from 183 to 423 K, the 
reduction of EG is 61 meV.  The exponential factor in Equation (2.2) predominantly 
determines the dependence of GBTBT on EG and is responsible for the enhancement in 
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IDS with EG reduction.  At an electric field of 2 MV/cm in Equation (2.2), GBTBT is 
increased by 3 times when EG is reduced from 1.151 to 1.090 eV.  This amount of 
enhancement in GBTBT agrees with the IDS enhancement as shown in Fig. 2.6(a).  At 
VGS = 0 V (i.e. off-state), IDS is constituted by a leakage current and its change with 
temperature is mainly contributed by thermal generation in the depletion region, and 
is much smaller than the change in IDS at VGS of 2 or 3 V (on-state).  In fact, for VGS 
below the turn-on or threshold voltage VTH, tunneling is negligible due to the large 
tunnel barrier width, and IDS is insensitive to temperature.  EG reduction due to 
temperature does not effectively modulate a non-tunneling IDS.  Conversely, for VGS 
above VTH, carriers tunnel from the valence band to the conduction band through a 
tunnel barrier, and a reduced EG leads to appreciable increase in tunneling probability 
and IDS. 
The temperature dependence of IDS at VDS = 1.5 V is discussed next, in which 
IDS decreases with temperature at on-state.  It should be noted that the on-state IDS or 
ION is several times higher at VDS = 1.5 V than that at VDS = 1.0 V [Fig. 2.6(a)], and 
therefore the resistance due to carrier transport through the channel becomes 
important.  Since at VDS = 1.5 V, ION is larger than that at VDS = 1 V, the voltage drop 
across the resistance of the channel RChannel is also greater.  We have to consider the 
series resistance associated with the tunneling junction RTunnel and RChannel as 
illustrated in Fig. 2.8.  At sufficiently large ION, the voltage drop across RChannel can 
affect the tunneling current and its effect becomes significant as VDS gets larger.  As 
temperature increases, RChannel increases due to a decrease in carrier mobility, 
resulting in a reduced voltage drop and peak electric field at the tunneling junction.  
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This reduces the tunneling current and can dominate over the effect of bandgap 
reduction.  The IDS at VDS = 1.5 V in Fig. 2.7 shows this phenomenon.  
We further investigate the temperature sensitivity of IDS for TFETs with 
different LG, which is represented by ΔIDS / ΔT.  Fig. 2.9 plots ΔIDS / ΔT as a function 
of LG at VDS of 1 V.  We found that ΔIDS / ΔT decreases as LG increases.  This is 
consistent with the fact that RChannel is proportional to LG and its effect on IDS becomes 
more significant as LG increases.  The voltage drop across RChannel increases with LG, 
which lowers the electric field at the tunneling junction for a given VDS.  Therefore, 






Fig. 2.8. Schematic of a TFET showing the resistance components between source and 
drain terminals: RTunnel, RChannel, source resistance RS, and drain resistance RD.  The 
temperature dependence of the tunneling current is mainly affected by the voltage drop on 
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Fig. 2.9. ΔIDS / ΔT as a function of LG at VDS = 1 V.  ΔIDS / ΔT decreases with LG, and is 
attributed to an increased RChannel which reduces the electric field at the tunneling junction for 





2.4 Temperature Independent Current Biasing Employing TFET 
Compared with MOSFET, electrical characteristics of TFET has a different 
temperature dependence as discussed in the last section.  For low VDS, on-state IDS is 
mainly determined by the tunneling behavior which exhibits positive temperature 
coefficient, while at high VDS, the TFET channel resistance presents significant 
voltage drop and reduces the electric field at the tunneling junction.  As increasing 
temperature leads to increasing channel resistance due to lowering of the carrier 
mobility, this reduces the available tunneling potential and results in decreasing 
tunneling current, leading to a negative temperature coefficient.  Therefore, there 
exists an optimum VDS where the positive and negative temperature coefficients due 
to different mechanisms cancel out each other and attains zero temperature 
dependency.  This property can be potentially exploited to provide a temperature 
independent current biasing.   
To verify the concept, a circuit employing TFET is proposed as shown in Fig. 
2.10.  In the proposed circuit, the VDS across the TFET device is accurately controlled 
through a feedback loop employing an operational amplifier and p-channel MOSFET 
device (MP1).  The resulting IDS of the TFET is then mirrored to another p-channel 
MOSFET device (MP2) to create the temperature independent current biasing.  It 
should be pointed out that the magnitude of the temperature independent current can 
be varied by simply changing the VGS of the TFET.  However, this might lead to 




Fig. 2.10. Proposed temperature independent current biasing circuit.  VGS of the TFET is 
controlled by a voltage divider and VDS is approximately equal to VDS’.  The output current 
was measured using a high-precision current meter at the drain terminal of MP2.  TFET 
device in this circuit has LG of 5.15 µm and width of 180 nm. 
 
A prototype was constructed where the operational amplifier is realized with 
Texas Instruments OPA2340PA, the p-channel MOSFETs are realized with 
Advanced Linear Devices ALD1107, and the in-house TFET device has LG of 5.15 
µm and total width of 180 nm.  The circuit is subject to a heating chamber for 
accurately controlling the temperature.  The temperature dependency of the current 
biasing with VGS = 1.5 V is shown in Fig. 2.11.  As illustrated, at higher VDS (VDS = 
1.7 V), the current biasing exhibits negative temperature coefficient, whereas it 
exhibits positive temperature coefficient at lower VDS (VDS = 1 V).  At VDS = 1.3 V, 
the current biasing exhibits almost zero temperature dependency as shown by the 
horizontal line.   
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Fig. 2.11. Temperature dependency of the current biasing with various VDS at VGS = 1.5 V.  
At VDS = 1.7 V, the current biasing exhibits negative temperature coefficient, whereas it 
exhibits positive temperature coefficient at VDS = 1 V.  The output current is almost 
independent on temperature at VDS = 1.3 V. 
 
The zoomed-in view of the output current together with the temperature 
sensitivity for VDS = 1.3 V and VGS = 1.5 V are shown in Fig. 2.12.  A third-order 
polynomial, which results in least square errors, is employed to fit the measurement 
data in order to estimate the temperature sensitivity.  The resulting polynomial is as 
follows 
3 2
1 2 3 4DSI c T c T c T c       ,                             (2.4) 
 
where T is the absolute temperature, c1 = 3.2083  10-8, c2 = -3.3178  10-5, c3 = 
1.1275  10-2, and c4 = 1.1986  10-1.  Using Equation (2.4), the temperature 
sensitivity is found to be within  120 ppm/K as shown in Fig. 2.12.   
The effective temperature sensitivity ST,eff over the entire temperature range 
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 ,                                   (2.5) 
where IDS,max and IDS,min are the largest and smallest output current observed over  the 
entire temperature range, respectively, and Tmax − Tmin is the temperature range 
measured,  IDS,nom is the nominal output current.  The ST,eff in this study is calculated to 
be about 55 ppm/K.  With further fine tuning of the VDS, smaller temperature 
sensitivity can be achieved.  This proves the feasibility of the proposed circuit 
employing TFET to achieve temperature independent current biasing.   
 

















































Fig. 2.12. Temperature dependency (left) and temperature sensitivity (right) of the current 
biasing at VDS = 1.3 V and VGS = 1.5 V.  A low temperature sensitivity of  120 ppm/K is 
achieved. 
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By exploiting the temperature dependency of the tunneling current, a current 
biasing with low temperature sensitivity within  120 ppm/K and effective 
temperature sensitivity of 55 ppm/K has been achieved.  Compared with conventional 
bandgap biasing technique, our proposed solution provides temperature independent 
current biasing instead of voltage biasing.  In addition, the proposed solution does not 
need a bipolar junction transistor (BJT).  Since the current gain of a BJT is not 
exactly constant and depends on temperature and collector current, temperature 
insensitive biasing circuit employing BJT tends to have high temperature sensitivity, 
which requires complex design to achieve a small temperature sensitivity [103].  
Furthermore, the TFET device can be easily integrated into the existing MOSFET 
fabrication process flow as it has a similar device structure as a conventional 













The strain and temperature dependence of TFET IDS - VGS characteristics were 
studied and the underlying mechanisms were analyzed.  In general, EG narrowing due 
to uniaxial tensile stress leads to IDS enhancement.  On the other hand, uniaxial 
compressive stress reduces IDS.  Methods to induce high tensile strain in TFETs 
include source/drain stressors [104], strain-transfer structure [104], and high-stress 
liners [105].  The positive temperature coefficient of ION at low VDS is due to 
temperature-induced EG reduction, and the negative temperature coefficient at higher 
VDS is due to increased RChannel which reduces the effective electric field at the 
tunneling junction for a given VDS.  Results presented here could be useful for the 
design of strained short-channel TFETs where the temperature sensitivity is larger 
and localized strain can be large. 
In addition, a temperature independent current biasing circuit, which exploits 
the unique temperature dependence of the TFET, was proposed.  By exploiting the 
TFET temperature dependence on drain voltage bias, current biasing with low 
temperature sensitivity within ± 120 ppm/K and effective temperature sensitivity of 
55 ppm/K has been achieved.  In contrast to the conventional bandgap biasing 
technique, the proposed solution provides temperature independent current biasing 
rather than voltage biasing.  It also eliminates the need for BJT in the biasing circuit 




Source-Channel Interface Engineering for 
Tunneling Field-Effect Transistor (TFET) with 
p+ Si0.5Ge0.5 Source: Insertion of Strained 
Si0.989C0.011 Layer for Enhancement of Tunneling 
Current and Subthreshold Swing 
 
3.1 Introduction 
Silicon (Si)-based tunneling field-effect transistors (TFETs) have attracted 
great interests due to the advances of Si processing technology and the ease of 
integration into the current complementary metal-oxide-semiconductor (CMOS) 
fabrication process.  Simulation [18],[25]-[26],[28],[30]-[31],[66],[107],[112] and 
experimental [13],[16]-[17],[20],[22]-[23],[29],[32]-[33],[35]-[39],[106],[108]-[111] 
work on Si-based TFETs have been reported.  However, one key disadvantage of Si-
based TFETs is the low on-state current ION caused by the large tunneling barrier as 
determined by the bandgap EG of Si.  Table 3.1 summarizes the experimental data on 
Si-based TFETs.  Typical ION values reported range from 0.17 to 12 µA/µm at drain 
voltage VDS of 1 V and gate voltage VGS of 1 V [16],[33],[37],[39],[106],[110].  To 
increase ION, the valence band edge energy EV in the source can be raised and the 
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conduction band edge energy EC in the channel can be lowered to reduce the length of 
the tunneling path LT as illustrated in Fig. 3.1.  This can be achieved using Si1-xGex/Si 
or Ge/Si source/channel structure design.  The Si1-xGex/Si and Ge/Si heterojunctions 
are promising source/channel structures for improving the ION of Si-based TFETs 
while preserving a very low off-state current IOFF. 
 
Table 3.1. Summary of device characteristics of Si-based TFETs. 







K. Bhuwalka [13] 1.5 8 285 0.1 10-2 
W. Y. Choi [16] 1 1 52.8 12 1 
W. Y. Choi [17] 1 1.2 220 0.05 3 × 10-2 
V. Nagavarapu [20] 1 0.6 ~100 15 0.1 
S. H. Kim [22] 0.5 0.2 ~40 3 < 10-3 
F. Mayer [23] 0.8 3 42 0.02 10-4 
G. Han [32] 0.9 2 200 12 10-2 
K. Jeon [33] 1 1 46 1.2 10-4 
G. Han [35] 1 2 85 10 4 × 10-3 
R. Gandhi [36] 1.2 2 50 0.023 1.6 × 10-4 
D. Leonelli [37] -1.2 -2 160 5 3 × 10-3 
A. Villalon [38] -1 -2.5 150 428 10-2 
Q. Huang [39] 0.05 1 36 2.5 × 10-2 10-4 
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Fig. 3.1. (a) Cross-sectional view of a TFET.  (b) Energy band diagram along A-A’ 
direction in the tunneling junction region of a TFET as indicated in (a).  Increasing EV in the 
source and lowering EC in the channel can lead to a shorter tunneling path (LT,1 < LT,2), 
contributing to an improved drive current. 
 
 
In addition, an abrupt source doping profile can also contribute to a high ION.  
According to the Kane’s model [73], the band-to-band tunneling (BTBT) generation 
rate GBTBT in TFET strongly depends on the electric field at the tunneling junction.  A 
very abrupt source doping profile can reduce the width of the depletion region at the 
source/channel interface and increase the electric field at the tunneling junction, 
leading to a high GBTBT and ION.  Techniques to achieve an abrupt source doping 
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profile, such as dopant steepening implant [32] and dopant segregation [33], have 
been utilized to fabricate all-Si TFETs. 
In this Chapter, we demonstrated in situ boron-doped p+ Si0.5Ge0.5 source 
vertical TFETs with a thin layer of strained Si0.989C0.011 (~8 nm) inserted at the 
tunneling junction and investigated the impact of this Si0.989C0.011 layer on the 
electrical characteristics of TFETs.  It was found that Si0.989C0.011 layer could help to 
lower the EC on the channel side.  At the same time, it also contributes to a steep p
+ 
doping profile in the source by suppressing boron diffusion [113]-[117].  Si0.5Ge0.5 
source TFET having a Si0.989C0.011 layer inserted below the Si0.5Ge0.5 source (denoted 
as TFET with Si0.5Ge0.5/Si0.989C0.011 source) exhibits higher ION and steeper 
subthreshold swing S as compared with the one without the Si0.989C0.011 layer (denoted 
as TFET control device).  
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3.2 Device Concept and Design 
Fig. 3.2 shows the schematics of a TFET control device [Fig. 3.2(a)] and a 
TFET with Si0.5Ge0.5/Si0.989C0.011 source structure [Fig. 3.2(b)].  In the on-state, 
valence band electrons tunnel from the p+ Si0.5Ge0.5 region and emerge in the strained 
Si0.989C0.011 region in the TFET with Si0.5Ge0.5/Si0.989C0.011 source. 
Finite element simulation was employed to examine the distribution of lateral 
strain εxx in the tunneling junction region of TFETs, as shown in Fig. 3.3.  Lateral 
compressive strain is induced in the Si0.5Ge0.5 layer, while the Si channel is under 
lateral tensile strain [Fig. 3.3(a)].  With the insertion of a Si0.989C0.011 layer, the lateral 
tensile strain in the channel region becomes larger [Fig. 3.3(b)].  The average strain in 









(a) TFET Control Device






Fig. 3.2. Schematics of (a) vertical TFET with p+ Si0.5Ge0.5 source and (b) TFET with 
Si0.5Ge0.5/Si0.989C0.011 source.  The thin Si0.989C0.011 layer underneath the Si0.5Ge0.5 is undoped. 
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Fig. 3.3(b), is ~0.5%.  This is larger than that in the Si channel of a TFET control 
device (~0.4%).  The compressive strain in the Si0.5Ge0.5 lifts the valence band edge 
of Si0.5Ge0.5, while the tensile strain in the Si0.989C0.011 and Si lowers the conduction 
band edges of Si0.989C0.011 and Si, respectively.  Due to the larger tensile strain in the 
Si0.989C0.011 layer, the conduction band energy in the channel region of the TFET with 
Si0.5Ge0.5/Si0.989C0.011 source is lower than that of the TFET control device.  As a 
result, the effective tunneling barrier that valence electrons in the Si0.5Ge0.5 need to 
surmount is reduced, thus contributing to an enhancement of ION. 
The energy band alignments of the Si0.5Ge0.5/Si and Si0.5Ge0.5/Si0.989C0.011/Si 
structures at thermal equilibrium are simulated and shown in Fig. 3.4.  A customized 
simulator was used, which implements a non-local algorithm for accurate calculation 
of the band-to-band tunneling current [122]-[123].  The presence of substitutional 
carbon (C) lowers the EC of Si0.989C0.011 by 45 meV as compared with Si.  This 
amount of EC lowering is further increased to 79 meV in the presence of ~0.5% 
biaxial tensile strain [118]-[121].  The resulting conduction band offset EC between 
Si0.5Ge0.5 and Si0.989C0.011 or bandgap reduction is expected to contribute to ION 
















































































Fig. 3.3. Lateral strain εxx distribution for (a) TFET control device and (b) TFET with 
Si0.5Ge0.5/Si0.989C0.011 source for the dashed regions as indicated in Fig. 3.2.  The channel 
regions of these two structures are highlighted in light yellow.  Compressive strain is denoted 
by negative sign.  A higher tensile strain is induced in the Si0.989C0.011 layer as compared to the 
Si channel in the TFET control device.  The tensile strain in Si0.989C0.011 reduces the tunnel 























































Fig. 3.4. Energy band alignments of (a) Si0.5Ge0.5/Si and (b) Si0.5Ge0.5/Si0.989C0.011/Si 
structures.  The presence of substitutional C lowers the EC of Si0.989C0.011 by 79 meV by 
taking consideration of the ~0.5% biaxial tensile strain in the Si0.989C0.011 layer, which can 
contribute to ION enhancement of TFET. 
 
 
The insertion of an undoped Si0.989C0.011 layer underneath the p
+ Si0.5Ge0.5 
source can also contribute to a steep p+ dopant profile at the tunneling junction by 
suppressing boron diffusion.  The impact of source doping profile on the tunneling 
current was investigated.  Fig. 3.5 shows the simulated IDS - VGS curves of Si0.5Ge0.5 
source TFETs with different source doping profiles at VDS of 0.8 V.  For this 
simulation, the device parameters used were: source doping NA = 8 × 10
20 cm-3, drain 
doping ND = 1 × 10
20 cm-3 with a profile of 10 nm/decade into the channel, body 
doping NA = 1 × 10
16 cm-3, equivalent oxide thickness (EOT) = 0.8 nm, gate length LG  
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Fig. 3.5. Simulated IDS - VGS curves of Si0.5Ge0.5 source TFETs with different source doping 
profiles.  The inset shows the minimum point S as a function of source doping profile.  The 
diffusion of boron into the channel affects the ION and S of the TFET. 
 
 
= 1 µm.  Fig. 3.5 reveals that both IDS and S degrade as the source doping profile 
becomes less steep, e.g. varying from 0 nm/decade to 5 nm/decade. 
Fig. 3.6 shows the energy band diagrams along the source-to-channel 
direction at thermal equilibrium for the devices in Fig. 3.5.  The local electric field, 
which is affected by the doping profile, decreases as the doping profile becomes more 




























Fig. 3.6. The energy band diagrams along source-to-channel direction for the devices in 
Fig. 3.5.  As the source doping profile changes from 0 to 5 nm/decade, the tunneling width 
increases, which is responsible for the degradation of ION and S. 
 
 
Simulation was performed to compare the performance of TFET with 
Si0.5Ge0.5/Si0.989C0.011 source and TFET control device.  In the control device, the 
source doping profile was 5 nm/decade into the channel.  In the TFET with 
Si0.5Ge0.5/Si0.989C0.011 source, the Si0.989C0.011 layer thickness was 10 nm and the 
source doping profile was 3 nm/decade.  The other device parameters used in this 
simulation were the same as those in Figs. 3.5 and 3.6.  The simulated transfer 
characteristics of the two TFETs are shown in Fig. 3.7.  We define Vleak_floor to be the 
maximum gate voltage in the off-state leakage floor region of the IDS - VGS curve, i.e. 
just before IDS rises sharply with increasing VGS.  Different gate work functions were 
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chosen for the two devices so that the values of Vleak_floor were the same.  It can be 
observed that TFET with Si0.5Ge0.5/Si0.989C0.011 source exhibits a higher IDS and 
smaller S. 











































Fig. 3.7. Simulated transfer characteristics of TFET control device and TFET with 
Si0.5Ge0.5/Si0.989C0.011 source.  A higher IDS is obtained by inserting a Si0.989C0.011 layer. 
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3.3 Fabrication of TFETs with Si0.5Ge0.5/Si0.989C0.011 Source 
Fig. 3.8 illustrates the key processing steps for the fabrication of TFETs with 
Si0.5Ge0.5/Si0.989C0.011 source.  A gate-last process was used.  The devices were 
fabricated on 6-inch (100)-oriented p-type Si substrates.  Thermal oxide with a 
thickness of 400 nm was grown and subsequently etched in buffered oxide etch 
(BOE) solution to define the active area.  Next, photolithography was performed to 
expose the drain region, which was implanted with As+ at an implant energy of 50 
keV and a dose of 1 × 1015 cm-2.  Drain dopant activation was done at 1000 ˚C for 60 
s in a rapid thermal annealing (RTA) system [Fig. 3.8(a)].  This high temperature step 








(a) Drain Formation (b) Source Growth
n+ n+
(c) Step Etch (d) Gate Formation
 
Fig. 3.8. Key processing steps used to fabricate TFET with Si0.5Ge0.5/Si0.989C0.011 source.  
TFET control device went through the same processing steps without the growth of the 
undoped Si0.989C0.011 layer. 
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Fig. 3.9. High-resolution XRD spectrum of a blanket Si sample with 40 nm thick Si:C 
layer.  The substitutional carbon concentration was determined to be 1.1%.  The well-defined 
Si0.989C0.011 peak indicates the high crystalline quality of the epitaxial Si0.989C0.011 film on Si. 
 
 
After drain formation, the wafers were cleaned in sulfuric peroxide mixture 
(SPM) solution for 10 minutes and in dilute hydrofluoric acid (DHF) (HF:H2O = 
1:100) for 3 minutes sequentially before being loaded into an ultra-high-vacuum 
chemical vapor deposition (UHVCVD) system for source structure growth [Fig. 
3.8(b)].  On one wafer, an undoped Si0.989C0.011 film was grown at 650 ˚C followed by 
in situ boron-doped Si0.5Ge0.5 growth at 470 ˚C to form the source.  Si2H6, SiH3CH3, 
GeH4 and B2H6 gas sources were used as the precursors for Si, C, Ge and boron, 
respectively.  Fig. 3.9 shows the high-resolution x-ray diffraction (XRD) spectrum of 
the Si0.989C0.011 grown on a blanket Si substrate.  The substitutional C concentration 
was found to be 1.1%.  The well-defined Si0.989C0.011 peak indicates the excellent 
crystalline quality of the epitaxial film.  On another wafer for the control device, the 
Si0.989C0.011 growth was not performed and only p
+ Si0.5Ge0.5 was grown.  The active 
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boron concentration in the Si0.5Ge0.5 layer was determined to be 2 × 10
20 cm-3 from 
Hall measurement. 
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Fig. 3.10. AFM measurements of the Si surface roughness after the Cl2-based plasma etch 
that forms the elevated source.  (a) RMS surface roughness for a 5 μm × 5 μm area is 2.46 nm 
using recipe A.  (b) A smooth Si surface with RMS surface roughness of 0.19 nm was 
obtained by reducing the RF power and substrate bias. 
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After the epitaxial growth step, a 60 nm thick SiO2 hard mask was deposited 
on all wafer splits using plasma enhanced chemical vapor deposition (PECVD) at 280 
˚C.  A source mask pattern was then lithographically defined to cover the source 
region, and a vertical step etch using Cl2-based plasma was performed to remove the 
Si0.5Ge0.5 and Si0.989C0.011 layers in the channel and drain regions.  This formed the 
elevated Si0.5Ge0.5/Si0.989C0.011 source structure [Fig. 3.8(c)].  Table 3.2 reveals the 
contents of the two recipes (recipe A and B) used in this etch.  The surface roughness 
of the Si channel after etch was measured using atomic force microscopy (AFM) as 
shown in Fig. 3.10.  Recipe A causes a high surface roughness to the Si surface as 
shown in Fig. 3.10(a).  By reducing the RF power and substrate bias, a low root-
mean-square (RMS) surface roughness of 0.19 nm over a 5 µm × 5 µm scan area was 
obtained [Fig. 3.10(b)].  The wafers were then treated in SPM and DHF before gate 
stack formation.  5 nm thick Al2O3 gate dielectric by atomic layer deposition (ALD) 
and 180 nm thick TaN by reactive sputtering were deposited to form the gate stack.  
The wafers were then etched in Cl2-based plasma to form the gate electrode [Fig. 
3.8(d)].   
Fig. 3.11(a) shows a top-view scanning electron microscope (SEM) image of 
a ring-type TFET with Si0.5Ge0.5/Si0.989C0.011 source.  The SEM image in Fig. 3.11(b) 
shows the zoomed-in view of the region highlighted by the dashed box in Fig. 3.11(a).  
Fig. 3.12 depicts the transmission electron microscope (TEM) images of a fabricated 
TFET with Si0.5Ge0.5/Si0.989C0.011 source.  The thicknesses of the Si0.5Ge0.5 and 
Si0.989C0.011 layers are 13 nm and 8 nm, respectively [Fig. 3.12(b)].  Fig. 3.12(c) shows 
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the excellent crystalline quality of the epitaxial Si0.5Ge0.5 and Si0.989C0.011 layers with 









(a) (b)  
Fig. 3.11. (a) Top-view SEM image of a ring-type TFET with Si0.5Ge0.5/Si0.989C0.011 source.  
(b) Zoomed-in view of the region highlighted by the dashed box in (a), which shows the 


















Fig. 3.12. (a) TEM image of a TFET featuring Si0.5Ge0.5/Si0.989C0.011 source, TaN metal gate, 
and Al2O3 gate dielectric.  (b) The thicknesses of the epitaxial Si0.5Ge0.5 and Si0.989C0.011 layers 
are 13 nm and 8 nm, respectively.  (c) High-resolution TEM image reveals the excellent 
crystalline quality of the Si0.5Ge0.5/Si0.989C0.011/Si structure. 
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3.4 Electrical Characterization of TFETs 
Fig. 3.13 compares the secondary ion mass spectrometry (SIMS) profiles for 
boron along the vertical direction in the source regions of TFETs with and without 
Si0.989C0.011 layer at the tunneling junction.  A low energy Ar
+ beam was used in the 
SIMS analysis to improve the depth resolution of the boron profile.  It can be 
observed that TFET with Si0.5Ge0.5/Si0.989C0.011 source achieves a steeper boron 
profile of ~3 nm/decade than the TFET control device.  This is because the inserted 
Si0.989C0.011 layer helps to suppress boron diffusion.  Boron diffuses by an 
interstitialcy mechanism in Si [124].  The presence of substitutional C consumes 
silicon interstitials, which leads to a reduced diffusivity of boron [113] and 
contributes to a steeper boron profile. 






































Fig. 3.13. SIMS profiles for boron along the vertical direction in the source regions of 
TFETs with and without Si0.989C0.011 layer.  TFET with Si0.989C0.011 layer achieves a steeper 
boron profile as compared to the TFET control device. 
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Fig. 3.14. (a) Comparison of the transfer characteristics of TFET with Si0.5Ge0.5/Si0.989C0.011 
source and TFET control device.  Both devices have LG of 7 µm.  (b) The output 
characteristics of the same pair of devices as shown in (a). 
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Fig. 3.14(a) shows the transfer characteristics of a TFET control device and a 
TFET with Si0.5Ge0.5/Si0.989C0.011 source structure.  The insertion of the Si0.989C0.011 
layer helps to achieve a higher IDS at the same gate overdrive (VGS – VTH) and a 
steeper S.  The threshold voltage VTH was defined as the VGS for IDS = 1 × 10
-9 A/μm 
at VDS = 0.5 V.  The output characteristics of the same pair of devices are shown in 
Fig. 3.14(b).  As discussed in Section 2.3 of Chapter 2, the TFET has a resistance 
component associated with the tunneling junction RTunnel, which is dependent on VDS 
as shown by the energy band diagrams in Fig. 3.15.  Therefore, the slope of the IDS - 
VDS curve in the linear region is not the series resistance as the RTunnel component also 
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Fig. 3.15. Energy band diagram of a TFET along source-to-drain direction for VDS = 0.05 V 










































Fig. 3.16. Statistical plot of ION for TFET with Si0.5Ge0.5/Si0.989C0.011 source and TFET 
control device.  A ~20% enhancement of ION is obtained due to the insertion of the Si0.989C0.011 
layer between p+ Si0.5Ge0.5 source and Si channel. 
 
 
Fig. 3.16 is a statistical plot of ION for the two splits.  ION was defined as the 
IDS at VDS = VGS − VTH = 1 V.  A ~20% enhancement of ION was observed by inserting 
a Si0.989C0.011 layer underneath the p
+ Si0.5Ge0.5 source.  This current enhancement is 
mainly attributed to the presence of the stress/strain in the Si0.989C0.011 layer, leading 
to the increase of conduction band offset between Si0.5Ge0.5 and Si0.989C0.011.  In 
addition, the insertion of Si0.989C0.011 layer can suppress boron diffusion and help to 
achieve a steeper boron profile, which also contributes to the ION enhancement.  Due 
to the existence of defects at the Si0.5Ge0.5/Si0.989C0.011/Si interfaces, the measured 
result shows a lower ION enhancement as compared to the simulated one (Fig. 3.7).  
Nevertheless, both simulation and experimental results show that ION is enhanced by 
inserting a Si0.989C0.011 layer. 
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The steeper boron profile due to the insertion of Si0.989C0.011 layer also 
contributes to a smaller S [20],[32].  Fig. 3.17 is a cumulative probability plot of the 
average S in TFETs with and without Si0.989C0.011 layer.  The average S was found for 
IDS changing from 5 × 10
-12 to 5 × 10-11 A/μm at VDS = 0.5 V.  By inserting a 
Si0.989C0.011 layer, the median S of the TFETs reduces from 177 mV/decade to 131 
mV/decade.  Compared to the control devices, TFETs with Si0.5Ge0.5/Si0.989C0.011 
source achieve a ~26% improvement in the median S. 





























Subthreshold Swing S (mV/decade)
~26 %
 
Fig. 3.17. Cumulative probability plot shows the enhancement of S due to the insertion of a 
Si0.989C0.011 layer.  The median S of TFETs with and without Si0.989C0.011 layer are 131 
mV/decade and 177 mV/decade, respectively.  The Si0.989C0.011 layer can suppress the boron 







In this Chapter, source engineering for TFET with in situ boron-doped 
Si0.5Ge0.5 source was investigated and the impact of inserting a strained Si0.989C0.011 
layer underneath the Si0.5Ge0.5 source was explored.  Compared with a control device, 
TFET with Si0.5Ge0.5/Si0.989C0.011 source exhibits an enhanced ION and S.  The 
presence of strain in the Si0.989C0.011 layer increases the conduction band offset 
between Si0.5Ge0.5 and Si0.989C0.011, which effectively reduces the tunneling barrier.  In 
addition, the Si0.989C0.011 layer suppresses boron diffusion, which helps to realize a 
steeper boron profile.  These factors contribute to the enhanced TFET performance.  
It is anticipated that higher level of substitutional C concentration in the Si:C layer 
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According to Kane’s model [73] (Section 1.2.2 of Chapter 1), the band-to-
band tunneling generation rate GBTBT in tunneling field-effect transistor (TFET) has a 
near exponential dependence on the bandgap EG of the material at the tunneling 
junction.  Although silicon (Si)-based TFETs are more manufacturable due to the 
advances of Si processing technology as discussed in Chapter 3, the large EG of Si 
limits its application in TFET as GBTBT is generally small for Si.  Various techniques 
to boost the on-state current ION of Si-based TFETs have been proposed, such as use 
of dopant steepening implant [32], dopant segregation [33], nanowire structure 
[36],[125]-[126], and strain engineering [30],[77],[93]-[94].  However, none of these 
techniques has enabled TFETs to achieve a drive current that meets the requirement 
set in the International Technology Roadmap for Semiconductors (ITRS) for low 
power logic applications [75]. 
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To achieve a high GBTBT and ION, small bandgap materials such as germanium 
(Ge) and III-V materials with EG less than ~0.7 eV should be employed.  Simulation 
showed that InAs (EG = 0.35 eV) TFET can achieve a ION that is ~2 orders of 
magnitude higher than that of Si TFET [51].  Research effort is now focused on III-V 
TFETs [47],[50],[52]-[65].  In0.53Ga0.47As TFET, as reported by Mookerjea et al.[47], 
achieved a ION of 20 μA/μm with a subthreshold swing S of 250 mV/decade at gate 
voltage VGS of 2.5 V and drain voltage VDS of 0.75 V.  Zhao et al. [52] further 
improved the ION of InGaAs TFET to 40 μA/μm (VGS = VDS = 1 V) with an S of 84 
mV/decade by using In0.7Ga0.3As, which has a smaller EG than In0.53Ga0.47As. 
Another approach to achieve high ION is by using heterostructures with a 
staggered band alignment at the tunneling junction as discussed in Section 1.2.3 of 
Chapter 1.  With the staggered band alignment, the length of the tunneling path is 
effectively reduced, increasing GBTBT and therefore ION.  It was reported that TFET 
with In0.53Ga0.47As/In0.7Ga0.3As heterostructure outperforms In0.53Ga0.47As 
homostructure TFET in terms of ION and S [61].  Recently, TFET with a high ION of 
~190 µA/µm at VGS of 2.5 V and VDS of 0.75 V was achieved using 
GaAs0.35Sb0.65/In0.7Ga0.3As heterostructure tunneling junction [62].  TFET with 
InAs/Al0.45Ga0.55Sb tunneling junction having a staggered band alignment was also 
experimentally demonstrated [64]. 
In this Chapter, lateral TFET with Ge/In0.53Ga0.47As tunneling junction was 
experimentally realized for the first time (Fig. 4.1).  The device concept and 
experimental results are discussed in detail.  To fabricate such a TFET, the process 
module of Ge growth on In0.53Ga0.47As substrate is needed.  Ge growth on 
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In0.53Ga0.47As is an interesting topic because of its potential applications in high-
mobility channel metal-oxide-semiconductor field-effect transistors (MOSFETs) and 
optical devices [127]-[130].  However, it remains a challenge to grow high quality Ge 
on In0.53Ga0.47As substrate due to the large lattice mismatch of ~3.7% between them.  
High quality Ge was successfully grown on In0.53Ga0.47As using a metal-organic 
chemical vapor deposition (MOCVD) tool in this work. 
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4.2 Device Concept and Design 
Fig. 4.1 shows a schematic of a lateral TFET with Ge/In0.53Ga0.47As tunneling 
junction.  This structure has several advantages.  Firstly, the Ge/In0.53Ga0.47As 
interface has a staggered band alignment.  The energy of the valence band edge in Ge 
is higher than that in In0.53Ga0.47As, which can help to reduce the length of the 
tunneling path LT.  In TFET, the tunneling current is exponentially dependent on the 
LT.  With a shorter tunneling path as compared to a homojunction under the same bias 
condition, a heterostructure tunneling junction with a staggered band alignment can 
achieve a higher ION.   
Secondly, an abrupt p-type dopant profile at the Ge/In0.53Ga0.47As interface 
can be formed.  The p-type dopant gallium (Ga) in Ge is not a dopant in 
In0.53Ga0.47As; therefore, it is not a problem even if the Ga atoms diffuse from Ge into 
In0.53Ga0.47As.  In addition, the diffusion of Ge into In0.53Ga0.47As can result in an n-
type In0.53Ga0.47As layer at the tunneling junction since the diffused Ge atoms are n-
type dopants in In0.53Ga0.47As.  The presence of n-type In0.53Ga0.47As layer adjacent to 
the p+ Ge source can boost the electric field at the tunneling junction and increase the 





















Fig. 4.2. (a) Schematic of energy band diagrams along source-to-drain direction at the 
tunneling junction regions of two homostructure TFETs.  The first TFET has an n-type layer 
between the p+ source and the channel, whereas the second TFET does not have such an n-
type layer.  EC and EV are the energies of the conduction band edge and valence band edge, 
respectively.  The presence of the n-type layer in the first TFET contributes to a higher 
electric field at the tunneling junction as indicated by the steeper slope of the EC.  This higher 
electric field leads to a shorter LT,1 as compared to LT,2.  (b) Schematic of energy band 
diagrams along source-to-drain direction at the tunneling junction regions of TFET with 
Ge/In0.53Ga0.47As heterostructure.  Electrons directly tunnel from the Г point of the valence 
band in Ge to the Г point of the conduction band in In0.53Ga0.47As. 
 
 
 Thirdly, the tunneling current in this structure is determined by direct band-to-
band tunneling (BTBT), where electrons tunnel from the Γ point of the valence band 
in Ge to the Γ point of the conduction band in In0.53Ga0.47As [Fig. 4.2(b)].  This is 
because In0.53Ga0.47As in the channel is a direct bandgap material.  This direct Γ-to-Γ 
point tunneling does not require the assistance of phonons and is expected to have a 
higher tunneling probability than indirect tunneling [76]. 
Lastly, the epitaxial Ge grown on In0.53Ga0.47As can be in situ Ga-doped to 
form p+ Ge.  The in situ doping contributes to a high doping concentration in the Ge 
source region, which can also help to increase the drive current.  Fig. 4.1 summarizes 
the key features of the device design in this work. 
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Fig. 4.3 compares the simulated IDS - VGS characteristics of a homojunction 
In0.53Ga0.47As TFET and a TFET with Ge/In0.53Ga0.47As heterojunction at VDS = 0.5 V.  
In this simulation, the simulator used implements a non-local algorithm for accurate 
calculation of the BTBT current across a heterojunction.  The details of the simulator 
can be found elsewhere [122]-[123].  For this simulation, the device parameters used 
were: source acceptor concentration NA = 1 × 10
20 cm-3, drain donor concentration ND 
= 1 × 1019 cm-3 with a profile of 10 nm/decade into the channel, body doping NA = 1 × 
1016 cm-3, equivalent oxide thickness (EOT) = 0.8 nm, gate length LG = 200 nm, the 
length of gate-to-source overlap LOV,GS and gate-to-drain overlap LOV,GD = 10 nm.  A 5 
nm thick n-type In0.53Ga0.47As layer (ND = 1 × 10
18 cm-3) with an abrupt doping 
profile was inserted at the tunneling junction.  A homostructure In0.53Ga0.47As TFET 
was simulated as reference using the same set of parameters without the n-type layer 
at the tunneling junction. 
The S of the TFET with Ge/In0.53Ga0.47As tunneling junction is much smaller 
than that of the In0.53Ga0.47As TFET.  We define Vleak_floor to be the maximum gate 
voltage in the off-state leakage floor region of the IDS - VGS curve, i.e. just before IDS 
rises sharply with increasing VGS.  For a fair comparison, the gate work functions of 
TFET with Ge/In0.53Ga0.47As tunneling junction and In0.53Ga0.47As homojunction 
TFET were set to be 4.3 eV and 4.1 eV, respectively, so that the values of Vleak_floor 
were the same.  It can be observed that TFET with Ge/In0.53Ga0.47As tunneling 
junction can achieve a higher ION as compared to the In0.53Ga0.47As TFET. 
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Fig. 4.3. IDS - VGS curves for In0.53Ga0.47As TFET and TFET with Ge/In0.53Ga0.47As 
tunneling junction at VDS = 0.5 V.  Both ION and S of TFET are improved by employing 
Ge/In0.53Ga0.47As heterojunction as the tunneling junction. 
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4.3 Device Fabrication 
Fig. 4.4 illustrates some of the processing steps for the fabrication of 
In0.53Ga0.47As-channel TFET with lateral Ge source using a gate-last process.  A 2-
inch (100)-oriented semi-insulating InP wafer with an overlying 500 nm thick 
epitaxial p-type In0.53Ga0.47As layer (NA = ~5 × 10
16 cm-3) was used as the starting 
substrate.  After degreasing in acetone, isopropanol, and de-ionized water, a 20 nm 
thick sacrificial aluminum oxide (Al2O3) was deposited using an atomic layer 
deposition (ALD) tool to protect the wafer surface during subsequent processing steps 
[Fig. 4.4(a)]. 
Drain was formed by a masked Si+ implantation at an energy of 40 keV and a 
dose of 1 × 1014 cm-2 [Fig. 4.4(b)].  The dopants would be subsequently activated 
during a Ge epitaxial growth at 650 ˚C.  A layer of 200 nm thick silicon dioxide 
(SiO2) was then deposited by a plasma-enhanced chemical vapor deposition 
(PECVD) and patterned to expose the source region.  This SiO2 layer acts as a mask 
for recess etch of In0.53Ga0.47As by a chlorine (Cl2)-based plasma process.  The wafer 
was then treated in dilute sulfuric peroxide mixture (SPM) for 10 s to remove a thin 
layer of In0.53Ga0.47As that was damaged during plasma etching.  Pre-epitaxial 
cleaning using concentrated sulfuric acid (H2SO4) (96%) for 1 minute was performed 
before the wafer was loaded into an MOCVD system for Ge epitaxial growth.  A 
blanket In0.53Ga0.47As/InP sample was also included for characterization of the 
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Fig. 4.4. Processing steps used in the fabrication of Ge-source In0.53Ga0.47As-channel TFET: 
(a) deposition of a 20 nm thick sacrificial ALD Al2O3;  (b) Si+ implantation to form n+ doped 
drain region;  (c) recess etching into In0.53Ga0.47As followed by selective growth of p+ Ge by 
MOCVD;  (d) formation of gate stack comprising TaN on Al2O3. 
 
 
After loading the samples into the MOCVD system, the substrate temperature 
was ramped up to about 380 ˚C when arsine (AsH3) was flowed to suppress arsenic 
(As) out-diffusion.  The wafers were then baked at 650 ˚C for 3.5 minutes to remove 
residual native oxide before Ge growth.  Germane (GeH4) with a flow rate of 20 sccm 
was used for Ge epitaxial growth.  10 sccm of trimethylgallium (TMGa) was 
introduced for in situ Ga-doping to form p+ Ge.  The pressure of the chamber was 100 
mbar during growth [Fig. 4.4(c)]. 
The thickness of the as-grown Ge epitaxial layer was 50 nm.  However, a thin 
layer of Ge also grew on the SiO2 in the channel and drain regions.  After Ge epitaxial 
growth, the wafers were treated in the mixture of ammonium hydroxide (NH4OH, 
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31% by weight), hydrogen peroxide (H2O2, 28% by weight) and H2O solution 
(NH4OH:H2O2:H2O = 1:2:160) for 10 s before the sacrificial Al2O3 and SiO2 on the 
channel and drain regions were removed using dilute hydrofluoric acid (HF).  The 
final thickness of the epitaxial Ge layer on the source region was 29 nm.   
Pre-gate cleaning process comprises native oxide and excess elemental arsenic 
removal using hydrochloric acid (HCl) and NH4OH, respectively, and ex situ surface 
passivation using ammonium sulfide [(NH4)2S] [131].  Gate stack comprising of 5.6 
nm of ALD Al2O3 and 120 nm of reactive-sputtered tantalum nitride (TaN) was 
formed.  A Cl2-based plasma was used to define the gate electrode [Fig. 4.4(d)].  
Finally, a 10 nm thick nickel (Ni) layer was deposited and annealed at 350 ˚C for 30 s 




4.4 Results and Discussion 
4.4.1 Material Analysis 
X-ray diffraction (XRD) characterization was performed on a blanket 
Ge/In0.53Ga0.47As sample.  Fig. 4.5 shows the XRD results.  The well-defined Ge peak 
indicates the good quality of the epitaxial Ge film.  Fig. 4.6 shows the surface 
roughness measured using atomic force microscopy (AFM).  The Ge surface has a 
low surface roughness with a root mean square (RMS) value of 0.54 nm over a 5 µm 
× 5 µm scan area.   










































Fig. 4.5. High-resolution XRD curve of a blanket Ge/In0.53Ga0.47As sample.  The inset 
shows the layer structure of this sample.  The Ge peak is clearly observed.  The peaks from 
























Fig. 4.6. The RMS surface roughness for a 5 μm × 5 μm area is 0.54 nm, indicating that a 











Fig. 4.7. (a) High-resolution TEM image of 50 nm thick Ge epitaxially grown on 
In0.53Ga0.47As substrate.  (b) TEM image at the Ge/In0.53Ga0.47As interface indicated by the 





Fig. 4.7 shows the high-resolution transmission electron microscope (TEM) 
images of a 50 nm thick epitaxial Ge film grown on In0.53Ga0.47As substrate.  Fig. 
4.7(b) is a zoomed-in view of the Ge/In0.53Ga0.47As interface.  High quality Ge with 
no observable defects was successfully grown.  However, some defects are observed 
at the Ge/In0.53Ga0.47As interface due to the large lattice mismatch between Ge and 
In0.53Ga0.47As.  As a result, the Ge film is almost fully relaxed as determined using 
Raman spectroscopy. 
Fig. 4.8 shows the Raman spectra for the In0.53Ga0.47As sample with a 50 nm 
thick epitaxial Ge layer and for a bulk Ge reference sample obtained using 532 nm 
laser.  The Raman spectra were taken at room temperature in a (001) backscattering 
geometry.  The amount of strain in the epitaxial Ge layer can be calculated from the 
Raman shift (Δω) relative to the bulk Ge peak using 
/ /b   ,                                                       (4.1) 
where / /  is the biaxial tensile strain and oCCpqb /)]/([ 1112 .  q and p are the 
optical photon anharmonic parameters, ωo is the Raman frequency in bulk Ge, C11 
and C12 are the elastic constants of bulk Ge [132].  Parameter b has a value of - (415 ± 
40) cm-1 according to Refs. [130] and [133].  The small Δω of -0.85 cm-1 corresponds 
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Fig. 4.8. Raman spectra of a bulk Ge sample and an In0.53Ga0.47As sample topped by 50 nm 
thick Ge film.  Lorentzian functions were fitted to the spectra.  The small shift of the Ge peak 
with respect to that of bulk Ge indicates the epitaxial Ge film is almost fully relaxed. 
 
































Fig. 4.9. SIMS analysis of the Ge/In0.53Ga0.47As sample indicates that Ge atoms diffuse into 
In0.53Ga0.47As.  As a result, an n-type In0.53Ga0.47As layer is formed at the Ge/In0.53Ga0.47As 
interface.  This n-type layer enhances the lateral electric field at the tunneling junction, which 
can contribute to a higher TFET drive current. 
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Secondary ion mass spectrometry (SIMS) was performed to examine the Ge 
profile at the Ge/In0.53Ga0.47As interface, as shown in Fig. 4.9.  A low energy Ar
+ 
beam was used in the SIMS analysis to improve the depth resolution of the Ge 
profile.  It is clearly observed that the Ge profile decays into the In0.53Ga0.47As layer 
with a slope of 15 nm/decade.  It is well known that inter-diffusion of Ge, Ga, and As 
atoms occurs easily at the Ge/GaAs interface [134]-[136].  As the growth temperature 
for Ge on In0.53Ga0.47As used in this work is 650 ˚C, it is expected that Ge atoms will 
diffuse into In0.53Ga0.47As substrate.  Since Ge atoms are n-type dopants in 
In0.53Ga0.47As, a p
+ Ge/n-type In0.53Ga0.47As/p-type In0.53Ga0.47As/n
+ In0.53Ga0.47As 





















Fig. 4.10. (a) Top-view SEM image of a fabricated TFET.  (b) Zoomed-in view of the same 
device in (a).  The gate-to-source overlap LOV,GS of 5 µm is clearly observed.  The channel 







Hall measurement was carried out on a blanket Ge/In0.53Ga0.47As sample.  A 
hole concentration as high as 3 × 1020 cm-3 was achieved in the Ge layer.  This high 
doping concentration shortens the tunneling distance and helps to increase the 
tunneling rate in a TFET. 
Fig. 4.10(a) is a top-view scanning electron microscope (SEM) image of a 
fabricated Ge-source In0.53Ga0.47As-channel TFET.  The SEM image in Fig. 4.10(b) 
clearly shows the gate-to-source overlap region.  The channel length LCH of the 
device is 8 µm.  Fig. 4.10(c) is a TEM image of a TFET device showing the tunneling 
junction region.  The thickness of the Al2O3 gate dielectric layer is ~5.6 nm.  From 
Fig. 4.10(c), it is observed that the Ge surface is very rough in the tunneling junction 
region.  However, in the source region that is away from the tunneling junction, the 
Ge surface is still quite smooth as shown by the TEM image in Fig. 4.11.  The rough 
Ge surface in the tunneling junction region could be caused by the rough 
In0.53Ga0.47As surface due to recess etching in Cl2-based plasma.  In addition, the 
thinning-down of the Ge layer after epitaxial growth can also roughen the Ge surface.  
This rough Ge surface may cause a high gate leakage current as the surface roughness 
can enhance the average electric field inside the gate dielectric [137]-[138].  









Fig. 4.11. TEM image of the gate-to-source overlap region.  Ge film has a smooth surface 
on the etched In0.53Ga0.47As surface. 
 
 
4.4.2 Band Alignment Study 
The band alignment between Ge and In0.53Ga0.47As is an important device 
design consideration.  However, the band alignment at the Ge/In0.53Ga0.47As interface 
has not been reported.  In this Chapter, the band alignment at the Ge/In0.53Ga0.47As 
interface was investigated using high-resolution x-ray photoelectron spectroscopy 
(XPS).  Two samples were used to measure the valence band offset ΔEV between Ge 
and In0.53Ga0.47As.  The first comprises 50 nm thick Ge grown on 500 nm thick 
In0.53Ga0.47As.  The second is a 500 nm thick In0.53Ga0.47As reference sample. 
The measurements were performed on a VG ESCALAB 200i-XL system 
equipped with a monochromatic Al Kα (1486.6 eV) x-ray source.  All of the high-
resolution spectra were collected in the constant pass energy mode with pass energy 
of 20 eV.  Pure gold (Au), silver (Ag), copper (Cu), and Ni standard samples were 
used to calibrate the binding energy by setting the Au 4f7/2, Ag 3d5/2, Cu 2p3/2 peaks, 
and Ni Fermi edge at binding energies of 83.98 ± 0.02 eV, 368.26 ± 0.02 eV, 932.67 
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± 0.02 eV, and 0.00 ± 0.02 eV, respectively.  Before XPS measurement was 
performed, both samples were subjected to Ar ion sputtering to remove the native 
oxide.  By comparing the XPS spectra before and after sputtering, we note that the 
XPS peaks corresponding to native oxide disappeared.  However, there are no 
significant changes in the shape and binding energies of the XPS spectra.  Hence, the 
damage due to sputtering does not affect the XPS measurement in this study. 
The technique proposed by Kraut et al. [139]-[140] has been widely used to 
study the valence band offset for heterojunction systems [141]-[145].  In this 
technique, the ΔEV and conduction band offset ΔEC between material X and Y can be 
obtained from 
( ) ( )X X Y Y iV CL V CL V CLE E E E E E      ,                           (4.2) 
( )X YC G V GE E E E    ,                                                  (4.3) 
where ECL and EV are the binding energies of the core-level electron and valence band 
edge, respectively; the superscripts X and Y in ECL, EV and EG refer to material X and 
Y, respectively; iCLE is the core-level binding energy difference between the two 
materials at the interface and it can be found using i X YCL CL CLE E E   from the XPS 
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Fig. 4.12. Schematic illustrates the band alignment between material X and Y.  ΔEV and ΔEC 
between these two materials can be calculated using the technique proposed by Kraut et al. 
[139]-[140]. 
 
The core-level spectra of Ge 3d from the top Ge film and As 3d5/2 from 
In0.53Ga0.47As were used for the calculation of band offset because of their large 
information depth (lower binding energy).  Therefore, strong signals from the 
interface and less experimental error are expected.  The valence band offset between 
Ge and In0.53Ga0.47As can be obtained using Equation (4.2) by substituting material X 
with Ge and Y with In0.53Ga0.47As: 
5/2 0.53 0.4733( ) ( )
d In Ga AsGe d Ge As i
V CL V CL V CLE E E E E E      .           (4.4) 
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Fig. 4.13. (a) The Ge 3d core-level and valence band spectra for 50 nm thick Ge on 
In0.53Ga0.47As.  (b) The As 3d core-level and valence band spectra for In0.53Ga0.47As reference 
sample.  The valence band maximum is extrapolated from the intersection point between the 




Fig. 4.13 shows the valence band (VB) and core-level spectra obtained from 
the Ge film grown on In0.53Ga0.47As [(Fig. 4.13(a)] and the In0.53Ga0.47As reference 
sample [(Fig. 4.13(b)].  In Fig. 4.13(a), the valence band edge of the Ge film was 
determined by the intersection of the regression determined line segments defining 
the edge and the flat energy distribution curve in the energy gap region.  It was found 
to be around 0 eV as the Ge film has a high concentration of holes.  After careful 
curve fitting, the energy difference between valence band edge and the Ge 3d peak 
was found to be 29.56 eV.  The valence band and core-level As 3d spectra of 
In0.53Ga0.47As are shown in Fig. 4.13(b).  The As 3d5/2 and 3d3/2 doublets were 
determined to be 40.67 eV and 41.36 eV, respectively.  The valence band edge of 
In0.53Ga0.47As was found to be 0.11 eV.  Based on the doping concentration of 
In0.53Ga0.47As (NA = ~5 × 10
16 cm-3), the valence band maximum is calculated to be 
0.13 eV below the Fermi-level, which agrees well with the XPS results.  The energy 
difference between valence band edge and the As 3d5/2 peak from In0.53Ga0.47As was 
determined to be 40.56 eV as indicated in Fig. 4.13(b).  
To calculate the valence band offset, the interfacial core-level binding energy 
difference iCLE  between Ge and In0.53Ga0.47As is needed.  The 50 nm thick Ge on the 
In0.53Ga0.47As sample was thinned down using Ar ion.  
i
CLE was obtained when the 
Ge layer was thin enough so that signals from both Ge and In0.53Ga0.47As were 
obtained.  The value of iCLE was found to be 11.50 eV as shown in Fig. 4.14.   
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Fig. 4.14. The Ge 3d and As 3d core-level spectra from the Ge on In0.53Ga0.47As sample after 
Ge was thinned down by Ar ion.  Energy difference between the two core-levels is shown. 
 
Therefore, the ΔEV between Ge and In0.53Ga0.47As was calculated to be 0.5 ± 
0.1 eV.  The error was due to the system limitations of the XPS tool.  It is worthy to 
note that there is a small accumulation region in the p+ Ge film.  However, the 
measured valence band edge of Ge is in fact from the charge neutral region in Ge.  
This causes the obtained valence band offset to be slightly underestimated by the 
amount of band bending in Ge, which is very small (~0.02 eV) as compared to the 














Fig. 4.15. The energy band alignment between Ge and In0.53Ga0.47As is illustrated, showing 
the conduction band offset of 0.2 ± 0.1 eV and valence band offset of 0.5 ± 0.1 eV.  The 
bandgap narrowing effect due to high doping concentration in Ge was taken into 
consideration. 
 
The conduction band offset ΔEC is determined next.  From Hall measurement, 
the hole concentration in the Ge film was determined to be ~3 × 1020 cm-3.  The 
bandgap of Ge was estimated to be 0.47 eV taking the bandgap narrowing effect into 
consideration using 
18 1/3 18 1/4 18 1/28.21 ( 10 ) 9.18 ( 10 ) 5.77 ( 10 ) (meV)G A A AE N N N
            ,   (4.5) 
where ΔEG
 
is the amount of bandgap narrowing and NA is the doping concentration in 
the p-type Ge [146].  The ΔEG is calculated to be 0.19 eV for NA = 3 × 1020 cm-3.  The 
ΔEC between Ge and In0.53Ga0.47As can be obtained by a simple subtraction of the 
bandgap of In0.53Ga0.47As (0.74 eV) from the sum of the valence band offset and 
bandgap of Ge (~0.47 eV).  Therefore, the conduction band offset is found to be ~0.2 
± 0.1 eV.  Fig. 4.15 illustrates the band alignment at the Ge/In0.53Ga0.47As interface. 
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4.4.3 Electrical Characterization of TFETs 
The staggered band alignment between Ge and In0.53Ga0.47As makes this 
heterostructure a suitable candidate for the tunneling junction in a TFET.  The large 
valence band offset contributes to a small tunneling path length, which is beneficial 
for the drive current of TFET.  Fig. 4.16(a) shows the measured transfer 
characteristics of a fabricated TFET with LCH of 8 µm.  The LOV,GS and LOV,GD are 9 
µm and 2 µm, respectively.  The S of this device is ~177 mV/decade.  All the S in this 
work was found at the steepest part of the IDS - VGS curve at VDS = 0.2 V.  The output 
characteristics of the same device are shown in Fig. 4.16(b).   
Fig. 4.17 shows the IDS - VGS characteristics of a TFET measured under 
various temperatures ranging from 240 to 330 K in steps of 30 K at VDS of 0.2 V. 
When VGS is less than ~0.25 V, the device is in the off-state.  The off-state leakage 
current IOFF of the device was defined as the IDS at VGS = - 1.0 V.   
Fig. 4.18 is an Arrhenius plot of ln(IOFF/T
3/2) versus 1/kT, where k is the 
Boltzmann constant and T is the temperature.  The linear relationship between 
ln(IOFF/T
3/2) and 1/kT  indicates that the IOFF is mainly due to Shockley-Read-Hall 
(SRH) generation-recombination current.  SRH-dominated leakage current floor is a 




The slope of the fitted curve is 0.27 eV, which is about half the bandgap of Ga-doped 
Ge, considering the bandgap narrowing effect.  This indicates that the leakage current 
is dominated by the SRH current from the source side.  Furthermore, it is observed 
that the leakage current is insensitive to the gate voltage, which also suggests the 
leakage current is dominated by the source-side leakage. 
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Fig. 4.16. IDS - VGS characteristics of a Ge-source In0.53Ga0.47As-channel TFET with LCH of 8 
µm.  The LOV,GS and LOV,GD are 9 µm and 2 µm, respectively.  The minimum point S is ~177 
mV/decade.  (b) IDS - VDS characteristics of the same device in (a).  The device performance 
can be further improved by optimizing the Ge/In0.53Ga0.47As tunneling junction. 
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Fig. 4.17. IDS - VGS characteristics of a fabricated TFET under various temperatures ranging 
from 240 to 330 K in steps of 30 K.  
 

























Fig. 4.18. Arrhenius plot of ln(IOFF/T3/2) versus 1/kT.  The slope of the fitted line is ~0.27 eV, 
which corresponds to the half bandgap of Ge, indicating the off-state leakage current floor is 
dominated by the SRH generation-recombination current in the source side. 
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Fig. 4.19. Plot of IDS and S as a function of temperature.  The IDS increases as temperature 
changes from 240 to 330 K, which is mainly due to the bandgap reduction.  Due to the trap-
assisted tunneling, S has a positive temperature dependence.  The discrepancy of the S at 
room temperature between this transistor and the one in Fig. 4.16 is due to device-to-device 
variation. 
 
Fig. 4.19 plots the IDS at VGS = 1.0 V and VDS = 0.2 V as a function of 
temperature.  The device is in the on-state under this bias condition and the IDS is 
determined by the band-to-band tunneling current.  In TFET, the GBTBT is modeled 













,                                 (4.6) 
where EG is the energy bandgap of the material in the tunneling region and ξ is the 
magnitude of the electric field.  Parameters A and B are dependent on the properties 
of the material used and are functions of carrier effective mass.  As temperature 
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increases from 240 to 330 K, there is a monotonic increase in ION, which is mainly 
due to the reduction of the bandgap in both Ge and In0.53Ga0.47As at the tunneling 
junction.  From 240 to 330 K, the bandgap of both Ge and In0.53Ga0.47As is reduced 
by ~33 meV.  This amount of bandgap reduction causes the increase in the GBTBT, 
leading to an increase in the ION.   
The temperature dependence of the minimum point S characteristics is also 
depicted in Fig. 4.19.  S increases from 133 mV/decade to 228 mV/decade when 
temperature increases from 240 to 300 K.  The positive temperature dependence of S 
could be caused by the trap-assisted tunneling current [50],[58],[147]-[148].  As 
reported in Ref. [50], trap-assisted tunneling has a strong positive temperature 
dependence and causes degradation in S.  The large lattice mismatch between Ge and 
In0.53Ga0.47As gives rise to defects at the Ge/In0.53Ga0.47As interface, leading to the 
formation of trap states in the bandgap.  Electrons can tunnel from the Ge source 
region to the In0.53Ga0.47As channel via these trap states, causing the degradation of 
the S.  Interface trap states at Al2O3/Ge and Al2O3/In0.53Ga0.47As interfaces in the 
tunneling junction region may also increase the S of the TFET due to trap-assisted 
tunneling.  There is a sharp increase in S when temperature reaches 330 K, which is 
because S was calculated at a relatively large IDS due to the high leakage floor.  
Despite the various advantages of the Ge/In0.53Ga0.47As heterostructure, the 
fabricated TFET suffers from low ION as compared to the reported InGaAs-based 
TFETs [47],[52].  Based on the reported contact resistance values of NiGe [149] and 
Ni-In0.53Ga0.47As [150] formed under similar experimental conditions as this work, 
we estimated the total resistance in the source and drain regions to be ~140 Ω.  
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However, the total resistance between source and drain of the TFET in Fig. 4.16 is ~2 
× 104 Ω, which was calculated using VDS/IDS at VDS = 0.2 V and VGS = 2 V.  As 
discussed in Section 2.3 of Chapter 2, the resistance components between the source 
and drain terminals of a TFET are source resistance RS, drain resistance RD, tunneling 
junction resistance RTunnel, and channel resistance RChannel.  Since RS and RD are much 
lower than the total resistance of the TFET, we believe the low ION is mainly caused 
by the high RTunnel and RChannel of the transistor.  The ION can be further improved.  
From the TEM image of the tunneling junction region in Fig. 4.10(c), the 
Ge/In0.53Ga0.47As interface under the gate inclines to the source side, which is not 
favorable for achieving high ION.  Both simulation and experiment have demonstrated 
that an extended source structure, i.e. the source/channel interface inclining to the 
channel, would lead to the establishment of more tunneling paths with shorter lengths, 
which increases the tunneling current and reduces S of the device [33],[66].  
Therefore, the source geometry has to be improved to enhance the device 
performance.  The poor ION and S could also be related to the poor interface between 
Al2O3 and In0.53Ga0.47As channel.  The trap states at the Al2O3/In0.53Ga0.47As interface 
can retard the Fermi-level movement of the channel modulated by VGS, which 
effectively affects the S of the TFET.  When the TFET is at the on-state, these 
interface trap states can cause high carrier scattering, leading to a degraded mobility 
and low ION.  To improve the gate stack quality, Si passivation [131] or InP [151] 
capping can be employed, which can help to reduce interface trap density and 
improve the mobility and S of the TFET. 
In addition, the Ge growth process can also be further improved to reduce the 
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defect density at the Ge/In0.53Ga0.47As interface, which will suppress the current due 
to trap-assisted tunneling and contribute to a steeper S.  The Ge growth conditions can 
be adjusted, such as reducing the growth temperature and the Ge layer thickness, to 




In this Chapter, high quality Ge grown on In0.53Ga0.47As substrate by MOCVD 
was achieved.  XPS analysis revealed that Ge/In0.53Ga0.47As interface has a staggered 
band alignment and the energy of the valence band energy in Ge is higher than that in 
In0.53Ga0.47As by 0.5 ± 0.1 eV.  Such a staggered band alignment is useful for 
application in an n-channel TFET.  An In0.53Ga0.47As-channel TFET with p
+ Ge-
source was fabricated and characterized.  Its electrical performance was investigated 
and the dominant conduction mechanisms in both on- and off-states were studied 
using multi-temperature measurement.  The ION of the fabricated TFETs can be 
enhanced by improving the source/channel profile and reducing the interface trap 
density of the gate stack.  In addition, the S can be further improved by using a 




Germanium-Tin (Ge1-xSnx) MOSFETs with 
Low-Temperature Silicon Surface Passivation 
 
5.1 Introduction 
As discussed in Chapter 1, germanium-tin (Ge1-xSnx) has attracted great 
interests as an alternative channel material as it has higher carrier mobilities than 
silicon (Si) and germanium (Ge) [81]-[82],[152]-[153].  Passivation of Ge1-xSnx 
surface and development of a high-quality and thermodynamically stable gate stack 
are important for realizing high performance Ge1-xSnx metal-oxide-semiconductor 
field-effect transistors (MOSFETs). 
Ge1-xSnx p-channel MOSFETs (pMOSFETs) with low-temperature (~370 ̊C) 
Si surface passivation have been demonstrated [82]-[84],[154].  The insertion of a 
thin Si layer between high-k gate dielectric and Ge1-xSnx can help to reduce the 
interface trap density Dit in the gate stack of Ge1-xSnx pMOSFETs.  In addition, the 
large valence band offset ΔEV between Ge1-xSnx and Si confines the inversion carriers 
(holes) in the Ge1-xSnx channel and contributes to reduced carrier scattering and 
higher hole mobility. 
Si passivation technique has been investigated for Ge pMOSFETs [155]-[168].  
It was reported that the interfacial Si layer thickness has significant impact on the 
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performance of Ge pMOSFETs [164]-[165].  It was found that the hole mobility and 
drive current of the transistors increase as the thickness of the Si passivation layer is 
increased from 3 to 8 monolayers (ML).  However, when the Si layer is thicker than 
its critical thickness, crystalline defects such as dislocations or stacking faults can be 
introduced at the Si/Ge interface or in the Si layer due to the large lattice mismatch 
between Si and Ge [166]-[167].  Such defects are detrimental to the mobility of 
carriers.  Similar to Ge pMOSFETs, it is worthwhile to study the impact of Si surface 
passivation layer thickness on the electrical performance of Ge1-xSnx pMOSFETs.  
This has not been reported before and is documented in Section 5.2.  In addition, the 
effects of post metal annealing (PMA) on the electrical characteristics of Si 
passivated Ge0.97Sn0.03 pMOSFETs are also investigated.  By performing PMA for 
Ge0.97Sn0.03 pMOSFETs, the interface trap density is reduced, leading to enhanced 
intrinsic transconductance Gm,int, smaller subthreshold swing S, and improved 
effective hole mobility µeff as compared to transistors without PMA. 
Although Ge1-xSnx pMOSFETs with good drive current have been 
demonstrated, there are only few studies on Ge1-xSnx n-channel MOSFETs 
(nMOSFETs) to date [86]-[88].  Moreover, the drive currents of the reported  
Ge1-xSnx nMOSFETs are much lower than those of Ge1-xSnx pMOSFETs.  Therefore, 
further improvement in the drive current of Ge1-xSnx nMOSFETs is required to enable 
the realization of complementary logic devices with Ge1-xSnx channel material.  This 
requires the development of advanced surface passivation techniques to achieve high-
quality gate stack with high electron mobility.  Section 5.3 documents the first 
demonstration of Ge0.976Sn0.024 nMOSFETs with Si surface passivation.  Si-passivated 
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devices achieve a higher drive current than those passivated by GeSnO2 [86].  
Moreover, the effects of forming gas annealing (FGA) on the electrical characteristics 
of Ge0.976Sn0.024 nMOSFETs are also investigated. 
 
5.2 GeSn pMOSFETs with Si Surface Passivation 
In this Section, the fabrication of Ge0.97Sn0.03 pMOSFETs with low-
temperature Si surface passivation to investigate the impact of Si passivation layer 
thickness on the transistor electrical characteristics is documented.  By increasing the 
thickness of Si passivation layer from 4 to 7 ML, μeff at an inversion carrier density 
Ninv of 1 × 10
13 cm-2 was improved by ~19% ± 4%.  This is attributed to reduced 
carrier scattering by charges found at the interface between the Si layer and the gate 
dielectric.  In addition, the effects of PMA were also investigated.  It was observed 
that the mid-gap interface trap density Dit was reduced in devices with PMA.  
Ge0.97Sn0.03 pMOSFETs with PMA have improved Gm,int, S, and μeff as compared to 
the control devices without PMA. 
 
5.2.1 Fabrication of GeSn pMOSFETs 
Fig. 5.1(a) shows the key processing steps for the fabrication of Ge0.97Sn0.03 
pMOSFETs.  4-inch (100)-oriented n-type Ge (donor concentration ND = ~1 × 10
17 
cm-3) wafers were used as the starting substrates.  After cyclic cleaning using dilute 
hydrofluoric acid (DHF) (HF:H2O = 1:50) and deionized water, the wafers were 
loaded into a molecular beam epitaxy (MBE) system for Ge0.97Sn0.03 growth at 180 ˚C.  
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The base pressure of the growth chamber was 3 × 10-8 Pa.  99.9999% pure Ge and 
99.9999% pure tin (Sn) were used as Ge and Sn sources, respectively.  The as-grown 
GeSn films were p-type with an unintentional doping concentration of ~5 × 1016 cm-3 
as obtained by Hall measurement.  A 20 nm thick high-quality strained Ge0.97Sn0.03 
channel layer was grown.  The film was fully strained and the substitutional Sn 
composition was determined to be 3% using high-resolution x-ray diffraction (XRD). 
Phosphorus well implantation was carried out at an energy of 20 keV and a 
dose of 5 × 1012 cm-2.  Dopant activation was then performed at 450 ˚C for 3 minutes 
in nitrogen (N2) ambient using rapid thermal annealing (RTA).  The wafers were then 
treated in DHF (HF:H2O = 1:50) before being loaded into an ultra-high-vacuum 
chemical vapor deposition (UHVCVD) system for Si surface passivation.  The 
UHVCVD system is equipped with a high-vacuum transfer module to prevent the 
formation of native oxide as illustrated in Fig. 5.2.  Sulfur hexafluoride (SF6) plasma 
treatment was performed in the first chamber of the UHVCVD system at ~320 ˚C for 
50 s to remove any residual native oxide which may be formed before the samples 
were loaded.  Next, Si surface passivation was performed in a second chamber at 
~370 ˚C.  Disilane (Si2H6) with a flow rate of 10 standard cubic centimeters per 
minute (sccm) was used as the precursor.  A low process temperature used for Si 
surface passivation could help to reduce the likelihood of Ge 
incorporation/segregation in the Si passivation layer [155]-[156].  The thickness of 
the Si passivation layer was controlled by varying the Si2H6 treatment duration.  In 
this experiment, the Si2H6 treatment durations used were 90 and 150 minutes for two 
experimental splits.  
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(a) Key Processing Steps
Epitaxial Growth of GeSn by MBE
Phosphorus Well Implantation
and Dopant Activation
Pre-gate Clean by DHF
Native Oxide Removal by SF6 Plasma
Low-Temperature Si Passivation Using Si2H6
 Splits for Si Passivation Layer Thickness
- 4 monolayers (90 minutes)
- 7 monolayers (150 minutes)
TaN/HfO2 Gate Stack Formation
Post Metal Annealing
 Splits for PMA Temperature
- No PMA
- PMA: 450 ˚C, 1 minute
























Fig. 5.1. (a) Key processing steps for the fabrication of a metallic S/D Ge0.97Sn0.03 
pMOSFET with low-temperature Si passivation.  (b) Schematic shows the cross-sectional 
view of a GeSn pMOSFET.  (c) Top-view SEM image of a fabricated GeSn pMOSFET with 
Si surface passivation. 















Fig. 5.2. Schematic illustration of an UHVCVD system for Si surface passivation.  After 
pre-gate cleaning, wafers were quickly loaded into the UHVCVD system.  In the first 
chamber, the wafers were cleaned in SF6 plasma for native oxide removal and Si passivation 
was performed in the second chamber.  The high vacuum transfer module serves to prevent 
native oxide formation during wafer transfer. 
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After Si passivation, gate stack comprising ~4.3 nm thick hafnium dioxide 
(HfO2) by atomic layer deposition (ALD) and 120 nm thick tantalum nitride (TaN) by 
reactive sputtering was formed.  PMA was then performed at 450 ˚C or 500 ˚C for 1 
minute in N2 ambient.  For the control sample, PMA was not done.  Gate lithography 
was carried out and TaN was patterned using chlorine (Cl2)-based plasma to form the 
gate electrode.  A 50 nm thick silicon dioxide (SiO2) layer was sputtered and the 
active region was then exposed.  After that, a 10 nm thick nickel (Ni) layer was 
sputtered and annealed at 350 ˚C for 30 s using RTA to form the self-aligned nickel 
stanogermanide [Ni(GeSn)] metallic source/drain (S/D).  Concentrated sulfuric acid 
(H2SO4) (96%) was used to remove the unreacted Ni film to complete the device 
fabrication.  The schematic in Fig. 5.1(b) illustrates the structure of a Ge0.97Sn0.03 
pMOSFET with Si surface passivation.  A top-view scanning electron microscope 
(SEM) image of a completed device is shown in Fig. 5.1(c). 
 
5.2.2 Impact of Si Passivation Layer Thickness 
High-resolution transmission electron microscope (TEM) images in Fig. 5.3 
show the gate stack of the samples with 90 minutes and 150 minutes Si surface 
passivation.  The thickness of the HfO2 was ~4.3 nm as measured from the TEM 
images.  An ultrathin layer of SiO2 was formed due to the partial oxidation of the Si 












(a) (b)  
Fig. 5.3. High-resolution cross-sectional TEM images of TaN/HfO2 stack formed on Si 
passivated Ge0.97Sn0.03 substrates with (a) 90 minutes and (b) 150 minutes Si passivation.  An 
ultrathin SiO2 was formed due to the partial oxidation of the Si passivation layer.  The 
thickness of the HfO2 is ~4.3 nm. 
 
Fig. 5.4 shows the split capacitance-voltage (C - V) characteristics of the 
Ge0.97Sn0.03 pMOSFETs with different Si passivation layer thicknesses, in the 
inversion regime (where C was measured between gate and source/drain terminals) 
and in the accumulation regime (where C was measured between gate and body 
terminals).  The energy band diagrams along the gate-to-channel direction of a 
Ge0.97Sn0.03 pMOSFET in the strong inversion and accumulation regimes are also 
shown in Fig. 5.4.  The valence band offset ΔEV between Si and Ge0.97Sn0.03 is 
estimated to be 0.59 eV [175], and this large ΔEV forms an energy barrier for holes.  
As a result, holes are confined in Ge0.97Sn0.03 when the transistor is in the strong 
inversion regime.  Under inversion bias, the total inversion capacitance comprises a 
series combination of capacitance components due to HfO2 (
2HfO
C ), SiO2 (
2SiO
C ), Si 
passivation layer (CSi), and the capacitance in the hole inversion layer (Cinv).  With a 
thicker Si passivation layer, the total inversion capacitance is lower.  Under 
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accumulation bias, electrons appear in the Si passivation layer and/or the Ge0.97Sn0.03 
layer due to the negligible conduction band offset ΔEC between Si and Ge0.97Sn0.03; 




C , and 
the capacitance in the electron accumulation layer (Cacc), and is independent of the Si 
passivation layer thickness. 
For Si-capped silicon-germanium (SiGe) or Ge channel pMOSFETs, analysis of 
the inversion and accumulation capacitances is usually done to extract the Si cap 
thickness [168],[176]-[177].  To extract the Si passivation layer thickness from the C 
- V curves, the equivalent oxide thickness (EOT) of the HfO2/SiO2/Si gate stack has 
to be obtained.  A quantum-mechanical C - V simulator was used to fit the measured 
C - V curves as shown in Fig. 5.4.  In the simulator, the hole and electron distributions 
were calculated by solving the Schrödinger and Poisson equations self-consistently 
with the Fermi-Dirac distribution.  From the simulated inversion C - V curves, the 
EOT of the HfO2/SiO2/Si gate stack in the transistors with 150 minutes and 90 
minutes Si passivation are extracted to be 1.49 nm and 1.36 nm, respectively.  
Similarly, the EOT of the gate dielectric (comprising only of HfO2 and SiO2) in these 
two splits is determined to be 1.23 nm from the simulated accumulation C - V curve.  
Since the EOT of HfO2 is 0.86 nm, the thickness of the SiO2 layer can be estimated to 
be 0.37 nm (this was formed from 0.16 nm of Si). 
As discussed above, the un-oxidized Si layer only contributes to a reduction in 
the inversion capacitance but not the accumulation capacitance.  Thus, the thickness 
of the un-oxidized Si layer can be obtained from the difference in EOT of the gate 
stack under inversion and accumulation biases.  For the device with 150 minutes Si 
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passivation, the thickness of the un-oxidized Si is 0.78 nm.  Therefore, the as-grown 
Si layer thickness for 150 minutes Si passivation is 0.94 nm or 7 ML.  Using the same 
method, the total Si layer thickness for the 90 minutes Si passivation can be estimated 
to be 4 ML.  Table 4.1 summarizes the values of the extracted parameters.  Fig. 5.5 
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Fig. 5.4. (a) Split C - V characteristics of the Ge0.97Sn0.03 pMOSFETs with 4 and 7 ML Si 
surface passivation layer.  Characterization frequency f was 300 kHz.  Measured data points 
are plotted as symbols.  The solid curves were obtained using a quantum-mechanical C - V 
simulator.  The energy band diagrams along gate-to-channel direction of a Ge0.97Sn0.03 
pMOSFET in the strong inversion and accumulation regimes are shown.  EC and EV in the 
energy band diagrams are the conduction band edge and valence band edge, respectively. 
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 102 
























Time (minutes)  
Fig. 5.5. Plot of the Si layer thickness as a function of passivation time, from which the 
growth rate of the Si layer is calculated to be 2.7 ML per hour. 
 
 
plots the Si layer thickness versus growth time.  The growth rate of the Si passivation 
layer is 2.7 ML per hour. 
Fig. 5.6(a) plots the drain-to-source current - gate voltage (IDS - VGS) 
characteristics of Ge0.97Sn0.03 pMOSFETs with different Si passivation layer 
thicknesses at drain bias VDS of - 0.1 V and - 0.5 V.  The off-state leakage currents 
IOFF of the two transistors are similar.  In addition, it is observed that the threshold 
voltage VTH, as determined by the maximum transconductance method, does not 
appreciably change with the Si passivation layer thickness, which agrees with the 
results for Ge pMOSFETs [178].  The IDS - VDS curves of the same pair of devices are 
shown in Fig. 5.6(b).  The results indicate that drive current of the device with 7 ML 
Si passivation layer is 10% higher than that with 4 ML Si passivation layer at a gate 
overdrive (VGS − VTH) of - 2 V and VDS of - 2 V.  Fig. 5.6(c) shows the Gm,int versus 
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VGS at VDS of - 0.1 V and - 0.5 V for the devices in Fig. 5.6(a).  Device with 7 ML Si 
passivation layer exhibits significant improvement in Gm,int as compared to that with 4 
ML Si passivation layer.  This improvement of Gm,int with a larger Si layer thickness 
is indicative of hole mobility enhancement. 
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Fig. 5.6. (a) IDS - VGS transfer characteristics of a pair of Ge0.97Sn0.03 pMOSFETs with 4 and 
7 ML Si passivation layer.  (b) IDS - VDS characteristics of the same pair of devices in (a).  
Device with 7 ML Si passivation layer exhibit a 10% enhancement in IDS at VGS − VTH = VDS 
= - 2 V as compared to that with 4 ML Si passivation layer.  (c) Gm,int versus VGS at VDS of  
- 0.1 V and - 0.5 V for the same device in (a).  Device with 7 ML Si passivation layer exhibits 
a significant improvement in Gm,int as compared to that with 4 ML Si passivation layer. 
 104 
(a)













































































Fig. 5.7. (a) Statistical plots of ION for Ge0.97Sn0.03 pMOSFETs with different Si passivation 
layer thicknesses.  ION is improved as the thickness of Si passivation layer increases from 4 to 
7 ML.  10 devices were measured for each split.  (b) VTH does not change with the Si 
passivation layer thickness.  This could possibly be explained by a higher density of negative 
charges in the gate stack for devices with 7 ML Si passivation layer. 
 
Fig. 5.7(a) is a statistical plot of the on-state current ION for Ge0.97Sn0.03 
pMOSFETs with different Si passivation layer thicknesses.  ION was defined as IDS at 
 105 
VDS of - 2.0 V and VGS − VTH of - 2.0 V.  All the transistors in this plot have gate 
length LG of 3 μm and gate width W of 100 μm.  Devices with 7 ML Si passivation 
layer exhibit 12% improvement in median ION as compared to those with 4 ML Si 
passivation layer, which is attributed to the improvement in hole mobility.  Fig. 5.7(b) 
compares the VTH for the two device splits, showing that VTH is almost independent of 
the Si passivation layer thickness.  A smaller gate capacitance in the inversion bias 
regime due to a thicker Si passivation layer is expected to shift the VTH in the negative 
direction, but this was not observed.  This could possibly be explained by a higher 
density of negative charges in the HfO2/SiO2/Si gate stack for the device with a 
thicker Si passivation layer, as negative charges will shift VTH in the positive direction.  
Ref. [178] also reported a similar observation and explanation for Ge pMOSFETs 
formed using a low-temperature trisilane (Si3H8) passivation process.   
 












































Fig. 5.8. Plot of µeff versus Ninv for Ge0.97Sn0.03 pMOSFETs.  Ge0.97Sn0.03 pMOSFETs with 7 
ML Si passivation layer achieve 19% ± 4% enhancement in µeff at Ninv of 1 × 1013 cm-2 as 
compared to devices with 4 ML Si passivation layer.  The μeff was extracted using on a total 
resistance slope-based approach [179].  The mobility curves were extracted using a few pair 
of devices. 
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Fig. 5.8 compares the mobility of the transistors with different Si passivation 













 ,                                               (5.1) 
where Ninv is the inversion carrier density obtained from the inversion C - V 
measurement, q is the elementary charge, ΔRtotal and ΔLG are the differences in the 
total resistance and the LG, respectively, of two Ge0.97Sn0.03 pMOSFETs used for 
mobility extraction.  Fig. 5.8 shows that the μeff of the transistor with 7 ML Si 
passivation layer is 19% ± 4% higher than that with 4 ML Si passivation layer at Ninv 
of 1 × 1013 cm-2. 
Both physical surface roughness at the Si/GeSn interface and electrically 
active defects in the gate stack can affect µeff at high inversion carrier density.  It is 
unlikely that the physical surface roughness at the 7 ML Si/GeSn interface is smaller 
than that at the 4 ML Si/GeSn interface.  If µeff is limited by the surface roughness 
scattering, it is expected that the mobility values for the devices with 7 ML Si 
passivation layer will decrease rapidly with increasing Ninv and become closer to 
those for devices with 4 ML Si layer.  However, this behavior is not observed in Fig. 
5.8.  Therefore, we believe the mobility enhancement is mainly due to reduced carrier 
scattering contributed by the electrically active defects in the gate stack.  With 7 ML 
Si passivation layer, the interface state charges in the HfO2/SiO2/Si stack are further 
away from the hole inversion layer in Ge0.97Sn0.03 as compared to the case with 4 ML 
Si passivation layer.  The larger separation between interface states and inversion 
 107 
carriers is expected to reduce remote Coulomb scattering in the channel and 
contribute to an enhanced hole mobility [165],[169]. 
 
5.2.3 Effects of Post Metal Annealing 
The effects of PMA on the electrical characteristics of Ge0.97Sn0.03 pMOSFETs 
with 7 ML Si passivation layer were investigated.  The 7 ML Si passivation layer was 
selected for further study as it led to a higher mobility and drive current performance 
as compared to the 4 ML Si passivation layer. 
To investigate the change in the interfacial chemical bonding between high-k 
dielectric and Ge0.97Sn0.03 before and after PMA, a Si passivated blanket or un-
patterned Ge0.97Sn0.03 sample with a thin ALD HfO2 layer (~2 nm) was prepared for 
x-ray photoelectron spectroscopy (XPS).  The measurement was performed using a 
VG ESCALAB 220i-XL imaging XPS.  Monochromatic aluminum (Al) Kα x-ray 
(1486.6 eV) was employed for analysis with photoelectron take-off angle of 90˚ with 
respect to the surface plane.  Pass energy was set to be 20 eV.  The binding energy 
scale was calibrated with pure Ni, gold (Au), silver (Ag), and copper (Cu) standard 
samples by setting the Ni Fermi edge, Au 4f7/2, Ag 3d5/2, and Cu 2p3/2 peaks at 
binding energies of 0.00 ± 0.02, 83.96 ± 0.02, 368.21 ± 0.02, and 932.62 ± 0.02 eV, 
respectively.   
The Ge 2p3/2 and Sn 3d5/2 core level spectra for the HfO2/SiO2/Si/Ge0.97Sn0.03 
sample before anneal are shown in Fig. 5.9(a) and (b), which provide clear evidence 
that Si surface passivation eliminates the formation of Ge-O and Sn-O bonds, 
indicating that the Si passivation layer is effective in preventing the oxidation of the 
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underlying Ge0.97Sn0.03 surface.  Both Si-O and Si-Si bonds were observed from the Si 
2p spectrum [Fig. 5.9(c)], showing that the Si layer was partially oxidized before or 
during HfO2 deposition. 
The same sample was annealed at 450 ˚C for 1 minute in N2 ambient, and XPS 
analysis was performed again.  No Ge-O and Sn-O bonds were observed in the 
sample after anneal, indicating the good thermal stability of the HfO2/SiO2/Si/GeSn 
stack.  In addition, the thicknesses of the SiO2 and Si layer did not change after 450 
˚C annealing as the ratio of the area under SiO2 peak to that under Si peak remained 
almost constant before and after anneal.  This is further confirmed by using inversion 
C - V measurement (Fig. 5.10), which shows that the gate capacitance of the transistor 
with 450 ˚C PMA in the inversion regime is similar to that of the transistor without 
PMA.  Negligible change in gate capacitance is also observed in the transistor with 
500 ˚C PMA. 
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Fig. 5.9. High-resolution XPS spectra reveal the bonding structure at the 
HfO2/SiO2/Si/GeSn interfaces.  The grey circles show the raw data and the blue and red 
symbols are obtained by curve fitting.  Ge 2p3/2 spectra in (a) and Sn 3d5/2 spectra in (b) show 
the suppression of Ge-O and Sn-O bonds, contributing to the improved interfacial quality.  (c) 
The existence of both Si-Si and Si-O bonds indicates the Si passivation layer was partially 
oxidized. 
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Fig. 5.10. Comparison of inversion C - V curves among the Ge0.97Sn0.03 pMOSFETs with 
and without PMA.  Negligible differences in the gate capacitance in the inversion regime are 
observed. 
 
Fig. 5.11 shows the IDS - VGS transfer characteristics of the Si passivated 
Ge0.97Sn0.03 pMOSFETs with no PMA, 450 ˚C PMA and 500 ˚C PMA.  The LG and W 
of these devices are 3 μm and 100 μm, respectively.  The drive current of the device 
with 450 ˚C PMA is higher than that without PMA, and it is further improved by 
increasing the PMA temperature from 450 ˚C to 500 ˚C.  It is also observed that PMA 
reduces S, and this is mainly attributed to a reduction of Dit.  In addition, it is noted 
that VTH, as determined by the maximum transconductance method, shifts towards 
positive direction for the devices with PMA.  In the following paragraphs, the effects 
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Fig. 5.11. IDS - VGS characteristics of the Ge0.97Sn0.03 pMOSFETs with no PMA, 450 ˚C PMA, 
and 500 ˚C PMA.  The LG and W of these devices are 3 μm and 100 μm, respectively.  Both 
drive current and S are improved for devices with PMA.  In addition, PMA causes VTH to shift 
towards positive direction. 
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Fig. 5.12. RTotal as a function of LG at VG − VTH of - 1.2 V and VDS of - 0.1 V.  Experimental 
data points are plotted using symbols.  Fitted lines are drawn using dashed lines.  The slight 
difference in the S/D series resistance could be due to process variations. 
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Fig. 5.13. Gm,int for Ge0.97Sn0.03 pMOSFETs with no PMA, 450 ˚C PMA, and 500 ˚C PMA.  




The total resistance RTotal extracted at VGS − VTH of - 1.2 V and VDS of - 0.1 V as 
a function of LG is shown in Fig. 5.12.  The slight difference in the S/D series 
resistance RSD could be due to process variations.  To correct the effect of RSD, Gm,int 
at VDS = - 0.1 V and - 0.5 V for Ge0.97Sn0.03 pMOSFETs with and without PMA was 
extracted (Fig. 5.13).  A ~25% enhancement in the peak Gm,int was observed for the 
devices with 450 ˚C PMA as compared to those without PMA at VDS = - 0.5 V.  By 
increasing the PMA temperature from 450 ˚C to 500 ˚C, the peak Gm,int was further 
enhanced.   
Fig. 5.14 shows the statistical plot of S for Ge0.97Sn0.03 pMOSFETs with and 
without PMA.  The median S for the devices without PMA is 227 mV/decade, and it 
reduces to 158 mV/decade in the devices with 450 ˚C PMA.  Median S further 
 113 
improves to 148 mV/decade when the PMA temperature increases to 500 ˚C.  The 
reduction in S indicates that the mid-gap Dit decreases due to PMA.  

































Subthreshold Swing S (mV/decade)
 
Fig. 5.14. Statistical plot of S for Ge0.97Sn0.03 pMOSFETs with and without PMA.  The 
median S for the devices without PMA is 227 mV/decade.  For the devices with 450 ˚C PMA, 
the median S reduces to 158 mV/decade and it further improves to 148 mV/decade when the 
PMA temperature increases to 500 ˚C.  The reduction in S indicates that the mid-gap interface 
state density decreases due to PMA. 
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Fig. 5.15. ICP/f as a function of ln[(tr·tf)1/2] provides the mean Dit of Ge0.97Sn0.03 pMOSFETs.  
A gentler slope in ICP/f as a function of ln[(tr·tf)1/2] indicates a lower Dit level.  The mean Dit 
of the sample without PMA is 9.2 × 1012 cm-2·eV-1 and it reduces to 6.9 × 1012 cm-2·eV-1 and 
5.8 × 1012 cm-2·eV-1 in the devices with 450 ˚C PMA and 500 ˚C PMA, respectively. 
 
Charge pumping analysis was performed to evaluate the Dit in the 
HfO2/SiO2/Si/GeSn stack using the method in Ref. [180].  The characterization was 
performed by sweeping the base level voltage Vbase of constant-amplitude trapezoidal 
gate pulse train from accumulation level to inversion level, while keeping the S/D 
terminals grounded.  The voltage amplitude Va and frequency f of the gate pulses 
were 1 V and 200 kHz, respectively.  Equal trapezoidal pulse with variable rise time 
(tr) and fall time (tf) ranging from 200 to 800 ns were applied.  The charge pumping 
current (ICP) for trapezoidal gate pulse waveform is expressed as 
| |
2 ln ln FB THCP it G r f T s n p
a
V V




   
   
,           (5.2) 
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where T is the temperature, AG is the gate area of the transistor, k is Boltzmann 
constant, VFB is the flatband voltage, VTH is the threshold voltage, vT is the thermal 
velocity of the carriers, ns is the surface concentration of minority carriers, σn and σp 
are the capture cross sections of electrons and holes, respectively.  Based on the 
above Equation, the mean Dit can be extracted from the slope of ICP/f versus 
ln[(tr·tf)
1/2] as shown in Fig. 5.15.  The mid-gap Dit of the sample without PMA is 9.2 
× 1012 cm-2·eV-1.  It reduces to 6.9 × 1012 cm-2·eV-1 and 5.8 × 1012 cm-2·eV-1 for the 
devices with 450 ˚C PMA and 500 ˚C PMA, respectively.  It should be noted that the 
Dit measured is contributed by all the interface traps that are electrically active in the 
HfO2/SiO2/Si/GeSn stack.  Similar results of Dit reduction by PMA in N2 ambient for 
Ge pMOSFETs has been reported in Refs. [161] and [181], which are consistent with 
our observations. 
Fig. 5.16 is a statistical plot of VTH for Ge0.97Sn0.03 pMOSFETs with LG ranging 
from 3 μm to 10 μm.  The VTH of the devices with 450 ˚C PMA is 0.1 V, which is 
higher than that of the devices without PMA.  It further increases to 0.2 V for the 
devices with 500 ˚C PMA.  The positive shift of threshold voltage could be due to the 
reduction in positive fixed oxide charges Qf in HfO2 layer caused by the oxygen 
vacancies [183].  The reduction in Qf is possibly attributed to the passivation of 
oxygen vacancies by N2 during annealing.  This threshold voltage shift is not likely to 
be caused by a change in the work function of TaN gate as it was reported that work 
function of TaN remains almost constant for processing temperatures below 700 ˚C 
[184].  
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Fig. 5.16. Statistical plot of VTH shows the effects of PMA for Ge0.97Sn0.03 pMOSFETs with 
LG ranging from 3 μm to 10 μm.  The positive shift in VTH is possibly attributed to the 
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Fig. 5.17 compares the extracted μeff versus Ninv, showing that mobility is 
enhanced in devices with PMA.  Comparing the devices with and without PMA, it 
was observed that μeff at Ninv of 1 × 1013 cm-2 was improved by 17% ± 4% for the 
device with PMA at 450 ˚C.  The μeff of device with 500 ˚C PMA was further 
improved by 6% ± 3% as compared to that with 450 ˚C PMA.  The enhancement in 
mobility is mainly attributed to the reduction of Dit.  With a lower interface charge 
density, the Coulomb scattering of holes is reduced, leading to an improvement of 








































































Fig. 5.18. Summary of the hole mobilities extracted at Ninv of 1 × 1013 cm-2 for Si passivated 
Ge1-xSnx pMOSFETs with different Sn compositions.  The conditions for Si passivation 
(Si2H6 flow rates and durations) are shown.  The chamber pressure was 5 × 10-7 Torr during 
processing.  In general, the hole mobility increases with increasing Sn composition in the 
GeSn channel.  PMA was not performed for the pMOSFETs in Refs. [82] and [84]. 
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Fig. 5.18 summarizes the hole mobilities of Si passivated Ge1-xSnx pMOSFETs 
with different Sn compositions at Ninv of 1 × 10
13 cm-2.  The hole mobilities of the 
Ge0.97Sn0.03 pMOSFETs in this work follow the trend that hole mobility improves as 
Sn composition increases.  In addition, the benefit of PMA is also observed. 
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5.3 GeSn nMOSFETs with Si Surface Passivation 
In this Section, the results of Ge0.976Sn0.024 nMOSFETs with low-temperature 
(~370 ˚C) Si surface passivation are documented.  This was the first time that Si 
passivation was employed for GeSn nMOSFET fabrication.  With Si passivation, a 
higher drive current was achieved as compared to devices with GeSnO2 passivation 
[86].  In addition, the effects of FGA on the electrical characteristics of Ge0.976Sn0.024 
nMOSFETs were investigated.  It was found that FGA improves the gate stack 
quality due to the passivation of interfacial dangling bonds and bulk traps in HfO2 by 
hydrogen, leading to an improvement in S. 
 
5.3.1 Fabrication of GeSn nMOSFETs 
Fig. 5.19(a) shows the key processing steps for the fabrication of Ge0.976Sn0.024 
nMOSFETs.  A gate-last process was used.  P-type Ga-doped (100)-oriented Ge 
wafers with a doping concentration of 5 × 1017 cm-3 were used as the starting 
substrate.  A Ge0.976Sn0.024 film with a thickness of 170 nm was epitaxially grown 
using a solid source MBE system at 180 ˚C.  This film was fully strained and the 
substitutional Sn composition was 2.4% (0.35% lattice mismatch with Ge) as 
determined from high-resolution XRD.  The root mean square (RMS) surface 
roughness of the Ge0.976Sn0.024 film for a 10 μm × 10 μm area is 0.37 nm as shown by 
the atomic force microscopy (AFM) image in Fig. 5.20.  Fig. 5.21(a) shows the cross-
sectional TEM image of the Ge0.976Sn0.024 on Ge substrate.  High-resolution TEM 
image in Fig. 5.21(b) shows the high crystalline quality of the Ge0.976Sn0.024 film and 
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defect-free Ge0.976Sn0.024/Ge interface.  The as-grown Ge0.976Sn0.024 film is p-type with 
an unintentional doping concentration of ~5 × 1016 cm-3 as obtained by Hall 
measurement. 
The Ge0.976Sn0.024 nMOSFETs fabrication started with alignment mark 
patterning, after which photolithography was done to expose the S/D regions.  
Phosphorus was implanted into the S/D regions with a dose of 2 × 1015 cm-2 and an 
energy of 20 keV using photoresist as the mask.  After photoresist removal, a 50 nm 
thick SiO2 capping layer was deposited by sputtering.  Activation anneal was then 
performed at 400 ˚C for 5 minutes in N2 ambient using a RTA tool.  Pre-gate clean 
using cyclic DHF (HF:H2O = 1:50) was performed before the wafers were loaded into 
the UHVCVD system for Si surface passivation.  The Si passivation process was the 
same as the one described in Section 5.2.1.  This was followed by the deposition of 
5.4 nm thick HfO2 by ALD and 100 nm thick TaN by sputtering.  The TaN gate was 
then patterned using a Cl2-based plasma etching.  Finally, the S/D regions were 
opened and metal contacts were formed by evaporating 100 nm thick aluminum (Al) 
using a lift-off process.  Fig. 5.19(b) shows the schematic of a GeSn nMOSFET with 
Si passivation.  A top-view SEM image of a completed device is shown in Fig. 
5.19(c). 
 121 
Epitaxial Growth of Ge0.976Sn0.024 by MBE
S/D Phosphorus Implantation 
• Dose: 2  1015 cm-2
• Energy: 20 keV
S/D Dopant Activation: 400 ˚C, 5 minutes
Pre-gate Cleaning
Gate Stack Patterning and Etching
S/D Contact Formation by Lift-off Process
(a) Key Processing Steps













Low-Temperature Si Passivation Using Si2H6





n+ Source n+ Drain
Si/SiO2HfO2
 
Fig. 5.19. (a) Key processing steps for the fabrication of Ge0.976Sn0.024 nMOSFETs.  A gate-
last process was used.  (b) Schematic of a GeSn nMOSFET with Si passivation.  (c) Top-





















Fig. 5.20. AFM image shows that the RMS surface roughness of the Ge0.976Sn0.024 film is 











Fig. 5.21. (a) The cross-sectional TEM image of the epitaxial Ge0.976Sn0.024 film grown on 
Ge substrate.  The thickness of the Ge0.976Sn0.024 film is 170 nm.  (b) High-resolution TEM 




5.3.2 Electrical Characterization of GeSn nMOSFETs 
XPS analysis was performed to examine the interfacial chemical bonding 
between high-k gate dielectric and Ge0.976Sn0.024.  A Si-passivated p-type 
Ge0.976Sn0.024 sample with 2 nm thick ALD HfO2 layer was prepared and a 
Ge0.976Sn0.024 sample without Si passivation was also included as a reference.  Fig. 
5.22 shows the Ge 2p3/2 and Sn 3d5/2 core level spectra.  No Ge-O bonds are observed 
from the Ge 2p3/2 spectrum of the Si passivated sample, which provides clear 
evidence that Si passivation suppresses the formation of Ge-O bonds.  However, no 
Sn-O peak is observed from the Sn 3d5/2 spectra for GeSn samples with and without 
Si passivation.  This could be because the concentration of Sn-O bonds is too low to 
be detected by the XPS system. 
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Fig. 5.22. (a) Ge 2p3/2 and (b) Sn 3d5/2 spectra obtained from XPS to investigate the 
interfacial chemical bonding between high-k dielectric and Ge0.976Sn0.024.  The open squares 
show the raw data and the solid lines are the fitting curves.  Ge-O bonds are observed in the 
Ge 2p3/2 spectrum from the sample without Si passivation, whereas no Ge-O is observed in 
the sample with Si passivation.  This provides clear evidence that Si passivation eliminates 
the formation of Ge-O bond.  No Sn-O peak is observed from the Sn 3d5/2 spectra for 




Fig. 5.23 shows the inversion C - V characteristics of a Ge0.976Sn0.024 
nMOSFET.  A large frequency dispersion is observed when the frequency f varies 
from 50 kHz to 500 kHz.  This suggests that a high level of fast trap charges near the 
conduction band edge are present in the gate stack.  The capacitance equivalent 
thickness (CET) of the device is estimated to be ~1.8 nm based on the inversion 
capacitance value measured at f of 100 kHz. 
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Fig. 5.23. Inversion C - V characteristics of a Ge0.976Sn0.024 nMOSFET.  The large frequency 
dispersion indicates the existence of high density of fast trap charges in the gate stack. 
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Fig. 5.24. (a) ID - VGS and |IS| - VGS transfer characteristics of a typical Ge0.976Sn0.024 
nMOSFET with LCH of 4.5 µm.  The S of this device is ~230 mV/decade.  (b) The |IS| - VDS 
characteristics of the same device in (a).  Good saturation behavior is observed.  (c) Device 
with Si passivation shows a higher ION as compared to that with GeSnO2 passivation at the 
same bias conditions. 
 
 
Fig. 5.24(a) shows the drain current ID - VGS and source current |IS| - VGS 
transfer characteristics of a typical Ge0.976Sn0.024 nMOSFET with channel length LCH 
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of 4.5 µm.  The S of this device is ~230 mV/decade.  The leakage floor of ID is ~2 
orders higher than that of |IS| under the same VDS.  This high leakage floor of ID is 
mainly due to the large drain-to-body junction leakage current, which is possibly 
caused by the defects at this n+/p junction.  The |IS| - VDS characteristics of the same 
device are shown in Fig. 5.24(b).  The gate overdrive (VGS − VTH) was varied from 0 
to 1 V in steps of 0.2 V.  Excellent saturation behavior is observed.  The ION of this 
device is 3 μA/μm at VDS = VGS − VTH = 1 V.  For another device with LCH of 6.5 μm, 
the ION is 1.94 μA/μm at the same bias condition.  Fig. 5.24(c) compares the ION of Si 
passivated Ge0.976Sn0.024 nMOSFET with that of GeSnO2 passivated device [86].  At 
the same bias conditions, device with Si passivation exhibits a higher drive current as 
compared to that with GeSnO2 passivation (0.4 μA/μm), which could be due to the 
better interface quality achieved by using Si passivation. 
 
5.3.3 Effects of FGA on the Electrical Characteristics of GeSn nMOSFETs 
FGA is widely used to passivate the dangling bonds at the Si/SiO2 interface in 
Si CMOS technology.  It has also been shown that FGA is effective in reducing the 
interface trap density and improving the device performance of Ge MOSFETs 
[161],[186]-[188].  In this experiment, FGA with 10% H2 and 90% N2 was performed 
at 300 ˚C for 20 minutes to investigate its effects on the gate dielectric/Ge0.976Sn0.024 
interface quality.  It was reported that significant amount of Al can diffuse into Ge at 
a temperature higher than 370 K [189].  If the Al atoms diffuse beyond the n+ GeSn 
region, it will cause an electrical short between the source and drain by forming 
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ohmic contact to the p-type body.  To avoid this problem, FGA was performed before 
the Al contact formation. 
Fig. 5.25 shows the inversion C - V characteristics of a Ge0.976Sn0.024 
nMOSFET with FGA.  A smaller frequency dispersion is observed as compared to 
device without FGA (Fig. 5.23).  This is attributed to the passivation of interfacial 
dangling bonds and bulk traps in HfO2 by hydrogen during the FGA process.  Fig. 
5.26 compares the transfer characteristics of Ge0.976Sn0.024 nMOSFETs with and 
without FGA.  It is observed that by performing FGA, S of the transistor is improved 
from ~230 mV/decade to ~190 mV/decade.  The statistical plot of S in Fig. 5.27 
shows that the Ge0.976Sn0.024 nMOSFETs with FGA exhibit 10% improvement in S as 
compared to those without FGA.  The improvement in S indicates that the mid-gap 
Dit is reduced. 
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Fig. 5.25. Inversion C - V characteristics of a Ge0.976Sn0.024 nMOSFET with FGA.  
Passivation of interfacial dangling bonds and bulk traps in HfO2 by hydrogen during FGA 
contributes to a smaller frequency dispersion as compared to device without FGA (Fig. 5.23). 
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Fig. 5.26. The transfer characteristics of Ge0.976Sn0.024 nMOSFETs with and without FGA.  It 








































Fig. 5.27. Statistical plot shows the S enhancement due to FGA.  The mean S of the 
Ge0.976Sn0.024 nMOSFETs with FGA is 200 mV/decade.  This is 10% lower as compared to 










Fig. 5.28. Schematic of the energy band diagram along the gate-to-channel direction of a 
Ge0.976Sn0.024 nMOSFET in the strong inversion regime.  The trapped charges can degrade the 
electron mobility due to Coulomb scattering. 
 
It is noted that the ION of the Ge0.976Sn0.024 nMOSFETs with Si passivation in 
this work is still quite low.  The high interface state density near the conduction band 
edge could be responsible for the low drive current.  It was reported that the Dit near 
the conduction band edge in Si-passivated Ge MOSFETs is high, which affects the 
electron mobility [190].  In addition, the negligible conduction band offset between 
Ge0.976Sn0.024 and Si will cause charge trapping at the SiO2/Si interfaces as well as in 
the bulk of SiO2 and HfO2, which will degrade the carrier mobility due to remote 
Coulomb scattering as illustrated in Fig. 5.28.   
The large S/D resistance is another reason for the low drive current.  Fig. 5.29 
plots the total resistance RTotal between source and drain terminals versus LCH for 
Ge0.976Sn0.024 nMOSFETs at VDS = 0.1 V and VGS – VTH = 1 V.  The intercept of the 
fitted line with the vertical axis yields a high S/D resistance (~50 kΩ·µm), which 
limits the drive current.  To reduce the S/D resistance, the n-type dopant 
concentration in the S/D regions has to be improved.  This can be achieved by using 
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raised S/D structure with in situ doping [191]-[192], laser annealing [193] and co-
implantation techniques [194].   
In addition, the compressive strain in the epitaxial Ge0.976Sn0.024 film is also 
responsible for the low drive current.  This is because the compressive strain will 
cause a reduction in the effective electron mobility [88].  To further improve the drive 
current of Ge1-xSnx nMOSFET, relaxed or tensile strained Ge1-xSnx substrate should 
be employed.  Advanced technique to realize fully relaxed and tensile strained 
GexSn1-x film has been recently demonstrated [195]. This can enable the realization of 
high mobility Ge1-xSnx n-channel transistors. 
 
 







































 = 1 V
 
Fig. 5.29. Plot of Rtotal versus LCH for Ge0.976Sn0.024 nMOSFETs at VDS = 0.1 V and VGS – VTH 
= - 1 V.  The high S/D resistance limits the drive current of the transistors. 
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5.4 Summary 
In this Chapter, the impact of Si passivation layer thickness on the ION and μeff of 
Ge0.97Sn0.03 pMOSFETs was studied.  The hole mobility of Ge0.97Sn0.03 is improved 
by increasing the Si passivation layer thickness from 4 to 7 ML, and this is attributed 
to the reduced Coulomb scattering by trapped charges in the gate stack.  In addition, 
the effects of PMA on Gm,int, S, and μeff of the Si passivated Ge0.97Sn0.03 pMOSFETs 
were investigated.  By performing PMA for Ge0.97Sn0.03 pMOSFETs, the Dit was 
reduced, leading to enhanced Gm,int, S, and μeff.  The Si passivation layer thickness and 
PMA conditions are important parameters for the performance enhancement of 
Ge0.97Sn0.03 pMOSFETs. 
Ge0.976Sn0.024 nMOSFETs with low-temperature Si surface passivation were 
also demonstrated.  Devices with Si surface passivation exhibit higher drive current 
as compared to those with GeSnO2 passivation.  FGA reduces the frequency 
dispersion of the inversion C - V characteristics and improves the S.  This is attributed 
to the passivation of interfacial dangling bonds and bulk traps in HfO2 by hydrogen 
during FGA.  Further reduction of Dit near the conduction band edge and S/D 
resistance would be needed to achieve a higher drive current.  Relaxed or tensile 
strained Ge1-xSnx substrate can also help to further increase the drive current by 






Conclusion and Future Work 
 
6.1 Conclusion 
The power consumption of complementary metal-oxide-semiconductor 
(CMOS) circuit increases tremendously and becomes a critical issue as the transistor 
dimensions continue to scale down over the technology generations.  To reduce the 
power consumption, supply voltage VDD has to be lowered without compromising the 
on-state current ION.  This can be achieved by using advanced transistors with steep 
switching behavior or employing metal-oxide-semiconductor field-effect transistors 
(MOSFETs) with high-mobility channel materials. 
This thesis focuses on the investigation of potential device candidates, i.e. 
tunneling field-effect transistor (TFET) and germanium-tin (Ge1-xSnx) MOSFET, to 
achieve VDD reduction in future technology nodes.  Unlike a conventional MOSFET, 
TFET exploits the gate-controlled band-to-band tunneling (BTBT) mechanism to 
realize a subthreshold swing S of less than 60 mV/decade at room temperature.  In 
order to have a more comprehensive understanding of the device physics of TFET, 
the strain and temperature dependence of the tunneling current was studied in Chapter 
2 [29].  As silicon (Si)-based TFETs suffer from low ION due to the large bandgap of 
Si, employing heterostructures in TFETs is an effective method to improve the ION.  
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TFETs with Si0.5Ge0.5/Si0.989C0.011/Si (Chapter 2) [197] and Ge/In0.53Ga0.47As (Chapter 
3) [198] heterostructures were experimentally demonstrated and the electrical 
performance of fabricated devices was analyzed in detail.  Besides TFET, MOSFET 
with high-mobility channel material is another technology option to achieve high ION 
at a reduced VDD.  Ge1-xSnx is a promising channel material to realize high-mobility 
MOSFET as it has higher carrier mobilities as compared with Si and germanium (Ge).  
Both p-channel [199] and n-channel [200] Ge1-xSnx MOSFETs using Si surface 
passivation technique were demonstrated.  The contributions of this thesis are listed 
in next Section. 
 
6.2 Contributions of This Thesis 
6.2.1 Strain and Temperature Dependence of Tunneling Current 
For the first time, the dependence of the electrical characteristics of TFET on 
strain was investigated in Chapter 2 [29].  The results provide guidance on strain 
engineering of TFET and also understanding of the band-to-band tunneling 
mechanism.  In addition, the underlying physics of the TFET device was probed by 
observing the dependence of the tunneling current on temperature [29].  Based on the 
unique temperature dependence of the tunneling current, a temperature independent 
current biasing circuit employing TFET was proposed and experimentally 
demonstrated.  The demonstrated circuit achieved a low temperature sensitivity 




6.2.2 TFET with Si0.5Ge0.5/Si0.989C0.011/Si Heterostructure 
Vertical Si0.5Ge0.5 source TFETs with a thin layer of strained Si0.989C0.011 (~8 
nm) inserted at the tunneling junction were demonstrated and the impact of this 
Si0.989C0.011 layer on the electrical characteristics of TFETs was investigated in 
Chapter 3 of this thesis [197].  The insertion of Si0.989C0.011 layer lowers the energy of 
the conduction band edge EC in the channel.  At the same time, it contributes to a 
steep p+ dopant profile at the source/channel interface by suppressing boron diffusion.  
As a result, Si0.5Ge0.5 source TFET with Si0.989C0.011 layer exhibits higher ION and 
steeper S as compared to the one without Si0.989C0.011 layer. 
 
6.2.3 TFET with Ge/In0.53Ga0.47As Heterostructure 
High quality Ge was successfully grown on In0.53Ga0.47As substrate using a 
metal-organic chemical vapor deposition tool.  X-ray photoelectron spectroscopy 
analysis revealed that Ge/In0.53Ga0.47As interface has a staggered band alignment and 
the energy of the valence band edge EV in Ge is higher than that in In0.53Ga0.47As by 
0.5 ± 0.1 eV (Section 4.4.2 of Chapter 4).  Therefore, Ge/In0.53Ga0.47As is a promising 
source/channel structure for TFET.  Lateral TFETs with Ge/In0.53Ga0.47As tunneling 
junction were experimentally realized for the first time (Chapter 4) [198].  The device 
concept and experimental results were discussed in detail. 
 
6.2.4 Ge1-xSnx MOSFET with Si Surface Passivation 
In Chapter 5, the fabrication of Ge0.97Sn0.03 p-channel MOSFETs (pMOSFETs) 
with low-temperature Si surface passivation was documented.  The impact of Si 
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surface passivation layer thickness on the electrical performance of Ge0.97Sn0.03 
pMOSFETs was studied [199].  The effects of post metal annealing on the ION, S, and 
hole mobility µeff of Si passivated Ge0.97Sn0.03 pMOSFETs were investigated.  In 
addition, Ge0.976Sn0.024 n-channel MOSFETs (nMOSFETs) with Si surface 
passivation, achieving a higher drive current than devices passivated by GeSnO2, 
were demonstrated [200].  This was the first demonstration of Si surface passivation 
for GeSn nMOSFET.  Moreover, the effects of forming gas annealing were also 
investigated. 
 
6.3 Future Directions 
6.3.1  ION Enhancement for TFETs 
Novel heterostructures were proposed for TFETs as discussed in Chapter 3 
and 4.  However, the fabricated TFETs still suffer from low ION and poor S as 
compared to the state-of-the-art Si MOSFETs.  III-V materials with highly staggered 
band alignment or broken-gap alignment [57],[201], such as AlGaSb/InGaAs 
[55],[202] and AlGaAsSb/InGaAs [203] heterostructures, should be considered to 
further improve the device performance.  In addition, innovative source structure 
designs can also be further explored, such as extended source structure [66] and 
structure with tunneling in-line with gate field [56],[64]. 
 
6.3.2 P-Channel TFETs 
Until now, research efforts have been devoted to n-channel TFETs.  However, 
there is still a lack of research in p-channel TFETs.  Recently, Ge1-xSnx-based p-
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channel TFET with promising results has been demonstrated [204].  The 
substitutional tin (Sn) composition of the Ge1-xSnx alloy can be optimized to achieve 
high band-to-band tunneling rate while preserving a low off-state leakage current 
IOFF.  III-V heterostructure, such as InAs/AlGaSb [55], can also be explored for the 
fabrication of p-channel TFET. 
 
6.3.3 Surface Passivation for GeSn pMOSFETs 
 The thickness of the Si passivation layer has significant impact on the ION, S, and 
µeff of Si passivated Ge1-xSnx pMOSFETs (Chapter 5).  It is also worthwhile to study 
the effects of Si passivation layer growth temperature on the electrical performance of 
Ge1-xSnx pMOSFET.  It is anticipated that Ge and tin (Sn) atoms may segregate into 
the Si layer during the passivation process, which will cause trap states in the gate 
stack.  Si passivation using a lower temperature may help to suppress Ge and Sn 
segregation.  In addition, other novel surface passivation techniques can be explored 
for Ge1-xSnx pMOSFETs, such as high pressure oxidation [205] and plasma post 
oxidation [206]. 
 
6.3.4 Processing Technology of GeSn nMOSFETs 
Although GeSn nMOSFETs with Si passivation exhibit a higher ION as 
compared to those with GeSnO2 passivation, the ION of Si passivated GeSn 
nMOSFETs is still low.  There are few possible methods to further improve the drive 
current of Ge1-xSnx nMOSFETs.  Firstly, alternative surface passivation techniques 
that can achieve low interface trap density Dit near the EC of Ge1-xSnx nMOSFETs 
should be further explored.  The conduction band offset between the surface 
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passivation layer and Ge1-xSnx should preferably be large to suppress the Coulomb 
scattering due to the interface trap states in the gate stack.  Secondly, the source/drain 
(S/D) doping concentration can be improved to lower the S/D sheet resistance and 
reduce the contact resistance between metal contact and Ge1-xSnx.  This can be 
achieved by using raised S/D structure with in situ doping [191]-[192], laser 
annealing [193], and co-implantation [194] techniques.  Lastly, the Sn composition 
can be further increased to achieve higher electron mobility.  In addition, relaxed or 
tensile strained Ge1-xSnx should be realized to further enhance the electron mobility.  
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